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PREFACE
The purpose of this work is to create a total package of
information about the RIT pMOSFET fabrication process. This
paper should then serve as a student reference in courses in
both the Electrical and Microelectronic Engineering
departments. The material presented should also be of use to
students in the Computer engineering department's VLSI design
course who wish to actually fabricate their designs. The
results presented in this paper were obtained from two pMOS
mask sets both of which have subsequently been used in
Electrical and Microelectronics courses. This demonstrates
that the pMOS process has reached a mature level and is now
well enough defined so that first time processing people such
as EEEE 676 students can expect their own circuit designs to
work after fabrication.
This work was made possible through the assistance of the
many people in the Microelectronic Engineering department, in
particular Dr. Lynn Fuller and Dr. Renan Turkman. Dr. John
Ellis of the Computer Engineering and Computer Science
departments served as the source of the original information









A majority of new integrated circuit designs are being
fabricated in CMOS technology which uses both pMOSFETs and
nMOSFETS. The nMOSFETS have been well characterized over the
past few years whereas the pMOSFETs have been ignored since
MOS technology moved to nMOS in the early 70 's. Investigation
of pMOS devices will provide information that will be useful
for other technologies such as CMOS . This paper looks at the
design, fabrication, fabrication simulation, electrical
characterization, electrical simulation and testing of digital
pMOSFET circuits. A particular emphasis will be placed on
understanding the process so that first time integrated
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The purpose of this work is to create a total package of
information about the RIT pMOSFET fabrication process. This
will include a set of design rules for a Computer Aided Design
(CAD) system, as well a completed fabrication worksheet. The
simulation of the fabrication process results using the
process simulator SUPREM will be described. SUPREM stands for
Stanford University PRocess Engineering Models program. The
test results on a number of circuits will be presented along
with the results predicated by the circuit analysis program
SPICE. The method of extracting the model parameters for use
in SPICE will also be included. Some of the fabrication
problems will be discussed in relation to their elimination
for better process flow and repeatability. This paper should
then serve as a student reference in courses in both the
Electrical and Microelectronic Engineering departments. The
material presented should also be of use to students in the
Computer engineering department's VLSI design course who wish
to actually fabricate their designs.
Once the ramifications of different design choices have
been explored devices can be fabricated. Testing of the
devices will show the degree of agreement between our design
rule based predictions and the actual results. The guidelines
can be modified if inaccurate, or process variations can be
examined. The end result will be a set of device (circuit)
design rules, a set of layout rules and a process which if
followed will assure a reasonable chance of a working pMOS
digital circuit. The characterization of the dc parameters of
the test structures indicates the limits on circuit and
process parameters compared to the simulated performance. The
characterization of the speed capabilities of basic circuit
elements (inverters) through the use of a ring oscillator will
allow future designers to estimate the maximum frequency of
operation of more complex circuits.
The results presented in this paper were obtained from
two pMOS mask sets both of which have subsequently been used
in Electrical and Microelectronics courses. The first mask
set was layed out by hand on mylar grid paper and the 200x
artwork cut by hand into a masking film called rubylith for
each of the four layers. A complete set of four lOx reticles
were then produced by photo-reduction. The four working lx
emulsion masks were then photo- repeated from the reticles.




The second mask set layout was done on a GiGi terminal
connected to the VAX 11-780 running a layout program called
ICE developed at RIT by Taylor Hogan. The software generated
a file that could be read by the pattern generator to create a
reticle directly without the use of rubylith. The file first
had to be put onto paper tape to be read by the pattern
generator. Once the reticle was produced the process for
generating the working masks was the same. The purchase of an
HP-7580B plotter now allows the designer to have large size
color plots of the circuit layout. This marks the first time
- 2-
that CAD tools have been used here at RIT to design, lay out.
and fabricate masks for a pMOS circuit. The second mask set
was designed and fabricated as part of a weekly demonstration
for EEEE 670 Introduction to Microelectronics. The students
in this class were required to do circuit layouts although
their designs were not include on the second mask set. It
will be easy for these students to create a pMOS mask set as
part of EEEE 676 Integrated Circuit Processing since they
already have some layout experience. Fabrication by these
students leads to the requirement of a stable pMOS process,
which is the major point of this paper. During the quarter
that the fabrication of the demonstration took place the work
was intermittent and not a great deal of care was taken in the
processing. In spite of the lack of attention to process
details the results were quite good and in line with the
expected results. This demonstrates that the pMOS process has
reached a mature level and is now well enough defined so that
first time processing people such as l-iKHfc 676 students can
expect their own circuit designs to work after fabrication. A
further proof of the increased control of the pMOS process is
the successful fabrication of circuits during the one week
short courses offered by the Microelectronic Engineering
department. These circuits were processed for the most part
by complete novices and produced working circuits.
-
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2.0 PMOS ENHANCEMENT MODE FIELD EFFECT TRANSISTORS
2.1 BASIC STRUCTURE
The basic element in the fabricated chip sets is the
p-channel enhancement node metal oxide semiconductor field
effect transistor (pMOSFET) whose cross-sectional structure is
shown in figure 2.1.1. A more detailed set of cross-sectional
views can be found in appendix A. The source is the terminal
where the charge carriers, holes in this case, have the
highest potential and the drain is the lower potential
terminal the carriers flow to. In the circuits to be
described later the highest potential will be ground and the
lowest possible potential will be the supply voltage minus
Vdd. The pMOSFET structure has a typical current vs. voltage
(I-V) characteristic shown in figure 2.1.2. The most
important aspects of the characteristic are the three regions
of operation of the pMOSFET. The first is the cutoff region
where no drain to source current flows (Vds < Vthreshold) .
The threshold voltage for a pMOSFET can be defined in a number
of different ways. The measurement of threshold voltages will
be discussed in more detail in the SPICE parameter extraction
section. The second region is the linear region where the
current flow is influenced by both the drain to source voltage
and the gate to source voltage (Vds < Vgs-Vt). The third
region is the saturation region where the drain to source
current is related only the gate to source voltage (Vds >
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Figure 2.1.2 - Typical pMOSFET I-V characteristic-sfcowing the
cutoff, linear and saturation regions
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approximation of a pMOSFET, higher level models will be
discussed and applied at appropriate times later in this
paper. The equations describing the relationships in the
various regions will be presented in section 5.0. The voltage
subscripts have been adopted to correspond to the negative
supply voltage Vdd, so that Vds is negative as is Vgs.
The fourth device terminal shown in figure 2.1.1, the
bulk or substrate connection has an inportant effect on the
pMOSFET I-V characteristic, especially the threshold voltage.
When an enhancement mode pMOSFET has its source and substrate
tied to ground it has a threshold voltage that is called Vto.
If the source is allowed to take on voltages different from
the substrate (Vsource to bulk = 0) then the threshold voltage
of the device will change. It is this change in threshold
voltage with source to bulk biasing which is called the back
biasing or body effect. The body effect makes designing an
all enhancement mode transistor circuit more difficult than
some other types of circuits. As an example consider the
circuit shown in figure 2.1.3. If we ignore the body effect
Vout would be Vdd-Vto but since Vsl is not at ground the body
effect causes Vtl to be greater than Vto and Vout is less than
expected. A plot of the body effect vs. Vsb can be found in
section 2.4.
The relationship between the device cross-sectional
structure and the I-V characteristics is affected by the
physical layout of the regions of the structure. A top view
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Figure 2.1.3 - The body effect on threshold voltage for














Figure 2.1.4 - Composite top view of a pMOSFET
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x and y dimensions of the pMOSFET layout. The layer names and
colors correspond to the correct process file for pMOS when
using the Integrated Circuit Editor (ICE) program. Certain
rules which must be followed were used in laying out the
pMOSFET shown. Designs which contain just a few such
transistors can be visually checked by the designer for
compliance to the rules. Some common process problems
involving the design rules are illustrated in figure 2.1.5.
The design rules used in this work are;
Minimum diffusion to diffusion spacing Sdd
Minimum metal to metal spacing




Minimum contact cut width
Minimum thin oxide cut width
= 10 microns
Smm = 10 microns
Sec = 30 microns
Wd = 30 microns
Wm = 30 microns
Wc = 10 microns
Wt = 10 microns
Edc = 10 microns
Etc = 10 microns
Emc = 10 microns
It = 10 microns
Minimum diffusion extension beyond
a contact cut
Minimum thin oxide extension beyond
a contact cut
Minimum metal extension beyond a
contact cut
Minimum thin oxide indent
Probably the most critical design rule is the choice of
the minimum drain to source diffusion spacing (see Sdd above).
Figure 2.1.6 shows that if the mask dimension Md is too small
the result might be that no region is availiable in which to
enhance a channel, the drain is already shorted to the source.
One of the parameters that influences the choice of the
minimum mask dimension is the power supply voltage Vdd. The
supply voltage should be large enough





Diffusion spacing too close drain and source short
iI
LEFT - Missalignment of the thin oxide mask does not
change the channel width due to the indentations
RIGHT - Incorrect desicrn rule causes channel width chanae
INCOMPLETE
CHANNEL
LEFT - Metal extension over diffusion allows missalignment
RIGHT - Metal too narrow to ensure a complete channel
Figure 2.1.5 - Process problems related to design rules
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logic levels are availiable along with their noise margins.
The choice of supply voltage affects the depletion layer width
associated with the drain and source diffusions. Using a
larger supply voltage gives wider noise margins and more
widely separated logic levels but requires one of the
junctions be able to stand off a larger reverse bias. As the
reverse bias increases the depletion layer width increases and
this would increase the spacing necessary to obtain an
effective channel. Table 2.1.1 shows some of the calculations
of minimum diffusion mask spacing Md for various values of
supply voltage. The values in the table are the spacing for
zero channel length. The depletion layer widths can be made
smaller by choosing a more heavily doped substrate. This
would reduce the spacing, but the higher doping level would
increase the threshold voltage necessitating an increase in
the supply voltage to achieve the desired logic levels. The
higher supply voltage would in turn increase the depletion
width thus negating any gains. Twelve microns was chosen for
Md on the first chip fabricated, partly due to the hand layout
using Rubylith. The second chip was fabricated using an Md of
ten microns. A computer program called DSPACE was written to
generate the data shown in table 2.1.1. A test chip with
drain to source diffusion spacings down to two or three
microns is currently being fabricated to test some of these
findings. The test chip has drain and source diffusion
junction depths of under one micron.
I I
-
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The list of design rules already provided is not complete
enough to allow someone using only these rule to fabricate a
correct working transistor. Additional rules such as the
indentation of the thin oxide cuts to define the channel width
must be specified in a more abstract way, such as by diagrams
showing variations on correct layouts. Obviously this type of
design rule specification and checking would become to
cumbersome for circuits containing many transistors. Software
known as design rule checkers can take a design which is
stored in a computer file as a series of layers of boxes and
check it for compliance, reporting the location and nature of
any errors. The design rules checked by the computer must be
very complete or the user would still be left to check certain
areas or rules by hand which would defeat the purpose of the
automated checker. The following paragraphs describe the
method by which the RIT four level metal gate pMOS design
rules can be specified for a particular design rule checking
program called Lyra. For a complete description of how to
specify design rules for Lyra see bibliography reference
number one.
The fabrication sequence described in appendix A requires
four masks; the diffusion mask, the thin oxide mask, the
contact cut mask and the metal mask. A symbolic ruleset
specification will be developed for use with the Lyra layout
rule checker. Each rule gives a context (type of corner and
layer) where it applies, and a set of constraints to be
- 13-
applied at these corners. The ruleset for this process will
be called pmosRIT.r ( See appendix B ). The organization of
the ruleset file is as follows;
1) primary layer specification
2) composite layer specification
3) rule constructs and rule macros






The single character label is for internal use ( within the
ruleset ) and the next label is for use by the layout program
Caesar, while the last label is the Cal. Tech. Intermediate
Format ( CIF ) layer. A technology file must be created for
Caesar to describe the layers in the pMOS process. The P in
front of the CIF label is used to identify the layers as being
for the pMOS process.
At this point we can define lambda as the minimum
alignment tolerence, which we will consider to be 5 microns.
Using this definition the minimum line width or extension
should be two lambda or 10 microns. If lambda is used as the
minimum line width, other design rule checking software which
uses half widths would have to deal with fractions of lambda.
To avoid this lambda is chosen to be small enough so that
integral multiples of lambda can be used. Lyra only looks at
the corners of the boxes not every square lambda so it is not
- 14 -
a problem for Lyra to deal with fractions of lambda.
The next section of the ruleset file is for the
specification of composite layers, but first we will write a
rule for an individual layer. After this example it will be
easier to understand the need for composite layers. The rule
that we want to specify to the Lyra layout rule checker is
that the diffusion regions must be at least three lambda wide.




Where D refers to diffusion, the 6 gives the number of half
lambdas wide the diffusion should be ( 30 microns ) , and the
MD_W"
is the error message that is reported if the rule is
violated. This macro can be expanded to the exact rule
specification. For rules invloving two or more layers it is
not likley that there will be an existing macro to use and a
complete rule specification will be necessary. The complete
rule specification for this macro is;
(rule
(corner: (a D) )




(corner: (o D) )
( constraints :(e-inside 6 D
"D_W"
) ) )
The a refers to an acute corner and the o to an obtuse corner
as shown in figure 2.2.1 (a). Inside and e-inside are called















tc) CANONICAL CORNER ORIENTATION
Figure 2.2.1 - Angles, quadrants and canonical orientation
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The constraint macro inside can be expanded to show how
the layout checker uses corners to evaluate compliance to the
design rules.
; Equivalent of the inside constraint macro
(Build constraint: (Quadl 6 6) D
"D_W"
)
In this statement the constraint is that in quadrant one ( see
the quadrant numbering scheme in figure 2.2.1 (b) ) the D or
PDIFF layer be found, and that it be at least six half lambdas
on a side. The other constraint macros are illustrated in
Figure 2.2.2, some of which will be used later.
Some of the other single layer rule macros are listed
below ( NOTE: These have implied constraint macros within
them ) ;
(ss D 4 "D_s") ; minimum diffusion to diffusion spacing
(width T 4
"T_W"
) ; minimum thin oxide width
(width C 4
"C_W"
) ; minimum contact cut width
(ss C 4 "C_s") ; minimum contact cut to contact cut spacing
(width M 12 "M_W") ; minimum metal width
(ss M 4 "M_s") ; minimum metal to metal spacing
The next level of compexity in rule specification
involves the extension the diffusion, thin oxide and metal
layers around a contact cut. The contact cut is used to make
contact between the diffusion and the metal so both of these
layers must extend beyond the cut, but the cut should also be
made through the thin oxide so the thin oxide must extend
beyond the cut layer as well. A fictional composite layer
called E consisting of the presence of diffusion, thin oxide
and metal can be created in the composite layer specification














DOES A LAYER INSIDE A CORNER
EXTEND INTO QUADRANTS 2 AND 4
JY AN AMOUNT X
E- OUTSIDE
DOES A LAYER OUTSIDE A CORNER
EXTEND JStO JJUADRANTS 2 AND 4
BY AN AMOUNT X
i
S-INSIDE
IS A LAYER INSIDE A CORNER
SPACED X AWAY FROM ANOTHER
FEATURE IN THE SAME LAYER
D
S-OUTSIDE
IS A LAYER OUTSIDE A CORNER
SPACED X AWAY FROM ANOTHER




; composite layer specification
( composite-layers
( E ( and D T M ) ) ) ; E for extension
The contact cut rule can then be specified relative to the
composite layer E. The contact cut rule (actually many rules)
specification has the following form.
;diffusion thin oxide and metal extension beyond contact cuts
(rule
(corner: (a C) )




(corner: (a C) )




(corner: (o C) )
(constraints: (e-inside 2 E "C_x")))
(rule
(corner: (o C) )
(constraints: (e-outside 2 E "C_x")))
Note that to check both acute and obtuse angles two rules are
required, e-inside and e-outside, this to make sure that the
cut is completely surrounded by the E composite layer.
A design rule problem area is the indentation of the thin
oxide to define the active channel width. The indentation
causes the need to handle acute and obtuse angles differently
as shown in figure 2.2.3. The thin oxide cut level must be
aligned to both the diffusion and the metal levels on the
acute corners but on the obtuse corners there must be
diffusion in all four quadrants and thin oxide in only three.
To further explain the rule definition process the
example layout in figure 2.2.4 will be used. We are trying to
get the rule checker to determine if layer B is on or within
- 19 -
OBTUSE - DIFFUSION MUST SURROUND
THE CORNER
INDENT -DEFINES CHANNEL WIDTH W ACUTE
REQUIRES A DIFFERENT RULE
DIFFUSION THIN OXIDE









Y/A LAYER A c>5C3
layer b
Figure 2.2.4
- Layout for the design rule checking example
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layer A on all sides. Starting at corner 1, if the inside
macro is used to see if B is inside of A we can start by
rotating the images into canonical orientation (see figure
2.2.1 (c). Figure 2.2.5 shows the result and it can be seen
that at corner 1 of layer B it is inside of A. For corner 2
rotated to canonical orientation as shown in figure 2.2.6 we
find that the design rule checker would say that corner 2 of
layer B is inside of A and would not see the problem in
quadrant II. A different or additional macro should be used
to check for the possibility of this condition occuring. It
can be seen that the results for corners 3 and 4 are the same
as for corner 1. For corner number 5 we find that an error
has occured and corner 5 of layer B is is not inside of layer
A (see figure 2.2.7). Finally for corner 6 we find that it is
inside of layer A. If the macro e-inside is used on corner
number 2 as shown in figure 2.2.8 we find that the previously
undetected error has been found.
The partial ruleset file pmosRIT.r can be found in
appendix B. A revised ruleset reflecting the projected
improved lithography and alignment capabilities will be
generated as necessary. Layout of a pMOS digital chip should
be done using the layout capabilties of the computer
engineering department ( Caesar ) in order to check the
validity of the these rulesets. By using these other layout
systems we can also check to make sure that the generated CIF
files can be used with ICE to generate MANN files for the
pattern generator.
- Zl -





Figure 2.2.5 - Corner number J rotated to canonical orientation






A BUT NO B
remember figure
is rotated
Figure 2.2.6 - Corner number 2. rotated to canonical orientation





Figure 2.2.7 - Corner number 5. rotated to canonical orientation






Figure 2.2.8 - Corner number 2, rotated to canonical orientation
examined usina the e-incide macro rule
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2.3 SPICE SIMULATION OF PMOS DIGITAL STRUCTURES
To design an integrated circuit using the pMOSFET already
described it is necessary to create a model of the electrical
behavior of these transistors and then use the model to
predict the behavior of the circuit. Since there are so many
transistors in a typical circuit hand calculations are out of
the question and a computer analysis tool is required. In the
extreme case such as a very large scale integrated (VLSI)
circuit not even a computer analysis tool can do the job. The
computer analysis is done on small cells and the cells joined
together to form the finished circuit. The circuit analysis
program used in this work is SPICE version 2G running on the
DEC VAX 11-780 VMS computers at RIT. SPICE will be used
throughout the analysis of the various circuit structures on
the chips .
By changing the transistor model parameters and keeping
the same circuit we can predict the effect of process
parameter variations on the circuit's electrical performance.
The true device design work is in deciding what the physical
device parameters should be for optimum device performance.
The ability of the designed circuit to withstand process
variations is a good indication of how successfull the derived
design and process rules are. It is beyond the scope of this
project to investigate process variation effects on circuit
performance, so the spice model parameters presented will be
for the intended fabrication sequence. The parameters have
-
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been extracted from previously fabricated pMOSFETs. Figure
2.3.1 shows a cross-section of a pMOSMET with all of the
elements included that are necessary to model the device for
SPICE. There are 41 parameters in the spice model, some of
which are not necessary for the level one model (30-41 short
channel and noise effects). The short channel parameters will
be important for future shallow junction five micron spaced
diffusion pMOSFETs. Many of the remaining parameters are
calculated from the basic device parameters such as gate oxide
thickness and substrate doping.
A set of SPICE parameters that are valid at a particular
set of Vds , Vgs and Ids values can be extracted by hand
calculation using known processing information. For the point
Vds = -6V , Vgs = -9v and Ids = -880uA (see figure 2.3.2) we
will extract SPICE parameters. Note that the point that we
have chosen is on the edge of the saturation region (Vds = Vgs
- Vto where Vto = -3V, see figure 2.3.3 for Vto). From the
processing we can state that TOX
= 700 Angstroms, NSUB = 1E15,
TPG = 0 (aluminum), XJ = 2 microns and LD = 1.5 microns. The
area and the perimeter of the source and drain should also be
known, these values can easily be changed for different size
transistors. For this transistor the perimeter of the source
and drain is 200 microns and the area is 2500 square microns.
SPICE uses many parameters that are per unit area or per unit
perimeter and can therefore calculate the actual value for
different size transistors. The first parameter that will be
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Lambda is given by the slope of the Ids vs. Vds curve at the
given point, in this case the HP 4145 parameter analyzer was
used to draw a tangent to the curve at the point and the slope
is displayed in the legend box below the plot.
Lambda = Q Ids = -31.3X10-6 = 0.03557 1/volts EQ (2.3.1)
/ Vds (Ids) -880X10-6
The next parameter to be calculated is KP, the
transconductance. The equation for the drain to source
current is given by:
2
Ids = KP W (Vers -Vto) ( 1+Lambda | Vds | ) EQ (2.3.2)
2 L
Solving for KP yields L mask - 2 LD
KP = 2 L Ids =2 (10-2(1.5)) -880X10-6
2 2
W (Vgs-Vto) ( 1+Lambda |Vds | ) 30C-9-3) ( 1+0. 03557( | -6 | )
KP = 9.401X10-6




= 4.9307X10-8 F EQ (2.3.3)
TOX 700X10-8 cm2
The mobility UO is
KP/Cox'
= 190.66 cm2/V-sec. Gamma, the
bulk threshold parameter is calculated by:
Gamma = (l/Cox')(^2q ErSi02 Eo NSUB ) = 0.369 EQ (2.3.4)
which can be used to calculate the actual threshold voltage
Vt = Vto + Gamma|J|-2<f + Vsb|
- HM\ EQ (2.3.5)
Using the actual threshold voltages another set of values for
gamma can be found. The values for gamma calculated in this
manner are .341 at Vsb = 2V, .18 at Vsb = 4V. .12 at Vsb = 6V.
This shows a greater deviation at larger Vsb values. The zero
29 -
bias threshold voltage can yield the amount of surface states
by solving the following equation for Nss:













The drain and source series resistance can be calculated using
previously measured sheet resistance, the contact resistance
and the length to width ratio of the drain or source (see
figure 2.1.4).
Rd = Rs = R + Re EQ (2.3.7)
Rd = (Rsh)Ldiff + l/(sqaure microns of contact area) ( 1 . 24X10-4)
Wdiff
R = 17 (30^ + 1/(300X1.24X10-4 ohms/micron2) = 37 ohms^
The capacitances used in the SPICE model are calculated from
capacitance per unit area or capacitance per unit length and
can easily be found for different size transistors. The
junction capacitance per unit area is found by;
CJ = ((ErSiHEo) )/W EQ (2.3.8
Where W = the depletion layer width
W = 1(2) (ErSi) (Eo) (PsiO-Va) / (q) (NSUB) EQ (2.3.9)
PsiO = (<K) (T)ln(NSUB/ni)/q\+Eg/2 EQ (2.3.10)
CJ = 96.28X10-6 F/m2
The bulk to drain capacitance CBD is then simply CJ times the
area of the drain. The gate to source and gate to drain
capacitance per unit length are given by;
CGSO = CGD0 = (ErSi02)(Eo)(Lo)/T0X EQ (2.3.11)
- 30-
Where Lo = the overlap of the gate in the channel
length
direction
Lo = 11.5 microns
CGSO = CGDO = .567 nF/m
The gate to bulk capacitance is calculated in the same way
except that the overlap is Wo (in the channel width direction)
and the oxide thickness is the field oxide thickness, in this
case 5000 angstroms. CGBO = 1.38 nF/m. Two other parameters
are specified to calculate the capacitances, these are the
bottom grading coefficient MJ
=
.5 and the sidewall grading
coefficient MJSW = .3. The bulk junction saturation current
density is given by;
JS = q(ni) (ni) (Dp/(NSUB)
(Lb'
) ) EQ (2.3.12)
Where
Lb'
=JDpTp Dp =13 Tp = 1x10-6 seconds
JS = 1.215x10-10 Amps/cm2 s^
The parameters just calculated are shown in the level one
model card in figure 2.3.4, any parameter not specified is
calculated by SPICE. When specifying the channel length in
the transistor card the mask dimension should be used since
SPICE will know enough to subtract two times LD. To determine
the accuracy of the SPICE model the I-V characteristics were
generated using SPICE and plotted on the original curves for
comparision (see figure 2.3.5). It can be seen that the
agreement is very close in the vicinity of the point where the
parameters were extracted, but not as accurate in other
regions. The calculated curves for the body or source to
substrate bias effect (see figure 2.3.6) show a larger
- 31 -



































Channel length modulation parameter
Drain ohmic resistance
Source ohmic resistance
Zero bias back to drain junction
capacitance
Zero bias back to source junction
capacitance
Bulk junction saturation current
Bulk junction potential
Gate to source overlap capacitance
Gate to drain overlap capacitance
Gate to back (substrate) overlap
capacitance
Drain and source diffusion sheet resistance
Zero bias bulk junction capacitance per square
meter of junction area
Bulk junction bottom grading coefficient
Zero bias bulk junction sidewall capacitance per
meter of junction perimeter.
Bulk junction sidewall grading coefficient









Sample SPICE level 1 model card ( basic )
.MODEL RITP PMOS LEVEL=1
+ LAMBDA=0. 03557 RD=37 RS=37
+ T0X=.07U NSUB=1E15 NSS=5.409E11
+ XJ=2 LD=1.5 U0=190.66
TPG=0
Sample SPICE level 1 model card ( complete )
.MODEL RITP PMOS LEVEL=1
+ LAMBDA=0. 03557 RD=37 RS=37
+ CJ=96.28U CGS0=.567N CGD0=.567N CGB0=1.38N
+MJ=.5 MJSW=.3 JS=1.215U
+ TOX=.07U NSUB=1E15 NSS=5.409E11 TPG=0
+ XJ=2 LD=1.5 U0=190.66
Figure 2.3.4 - SPICE parameters and .MODEL cards
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discrepancy between the actual and calculated values, this is
due to the fact that the factor gamma used is not derived
directly from data points for Vsb other than zero. If an
average gamma value is used the curves show much better
agreement. It should be noted that not all of the SPICE
parameters are specified in the model card, some are
calculated from the given inputs.
A computer program called programl (see appendix C) was
used to extract the parameters in figure 2.3.7 from the curves
shown in figure 2.3.2 and 2.3.3. The extracted values varied
considerably depending on the range of data points entered off
of the measured device characteristics. It was hoped that the
use of the extraction program would provide a closer
characteristic match throughout the entire device operating
range than the hand extracted parameters. This has not been
the case and further study must be made of this extraction
method. Another factor to be considered is that the SPICE
level one model is based on the square law relationship
between voltage and drain to source current, whereas more
advanced models are very complicated and do not lend
themselves to the analysis of circuits with a large number of
devices. The result of using these model parameters in SPICE




LEVEL 2 SPICE parameters
1.0 level = 2
22.0 TOX = Gate oxide thickness
23.0 NSUB = Substrate doping density
24.0 NSS = Surface state density
25.0 NFS = Fast surface states
26.0 TPG = Type of gate material, 0 means aluminum
27.0 XJ = Metallurgical junction
28.0 LD = Lateral diffusion
29.0 U0 = Surface mobility
Sample SPICE level 2 model card
.MODEL RITP PMOS LEVEL=2
+ LAMBDA=0. 03557 RD=37 RS=37
+ CJ=96.28U CGS0=.567N CGD0=.567N CGB0=1.38N
+MJ=.5 MJSW=.3 JS=1.215U
+ T0X=.07U NSUB=1E15 NSS=5.409E11 TPG=0
+ XJ=2 LD=1.5 U0=190.66
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2.4 THE BODY EFFECT
One pMOSFET device characteristic is the variation of the
threshold voltage with increasing source to bulk bias, known
as the body effect or back biasing. SPICE calculates the body
effect using the following formula;
Vt2 = Vto + gamma|j|-2^f+Vsb| -{2\JF\ \
It has already been shown that the hand extracted value for
gamma does not acurately predict the body effect, figure 2.4.1
shows an actual plot of a device's threshold voltage vs.
source to substrate bias compared to the SPICE prediction.
The plot of the actual measured voltages was obtained by
grounding the input of an inverter and observing the supply to
Vout voltage (Vt pull up) as the supply voltage was changed.
The large difference between the measured curve and the SPICE
predicated curve can not entirely be explained by the error
already noted in GAMMA. One possible explaination is that the
sub-threshold leakage of the pull down transistor was enough
to alter the voltage level that Vout could obtain for the low
current levels of the pull up.
Another related topic is the method of measuring the
threshold voltage of a pMOSFET, some methods pick a particular
current level that indicates conduction regardless of
transistor size. A better way of finding the threshold
voltage for a pMOSFET for a particular source to bulk voltage
is by looking at the logarithm of the drain to source current
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straight portion of the plot, the threshold voltage can be
found where the plot begins to deviate ( leaves the sub
threshold region see figure 2.4.2). Other techniques for
calculating threshold voltages such as the x axis intercept of
the Ids curve on the Vgs axis have physical device parameters
imbedded within them which cause inaccuracies when comparing
threshold voltages between different size devices. In this
work the intercept method was used because of an exisiting
program on the HP 4145 parameter analyzer.
The high value (minus 3 volts) for the threshold voltage
for the pMOSFETS leads to some limitations on the supply
voltage used as well as the minimum size that a pMOSFET can
be. The n type substrate wafer was chosen to be lightly doped
(3-8 ohm-cm) to minimize phosphorous pile-up at the
silicon-silicon dioxide interface, and keep the threshold
voltage lower. If a more lightly doped wafer is used the
threshold voltage is lower but the diffusion depletion layer
is wider (see table 2.1.1) increasing drain to source spacing.
If a heavier doped wafer is used the threshold voltage will be
too high. Ion implantation has been sucessfully used by
others to overcome this problem.
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The exact sequence of steps followed in the fabrication
of the two chips is listed in detail in appendix D, in
addition a sequence of cross-sectional views of a pMOS circuit
are given in appendix A. The intent here is to describe the
use of a process modeling program, in this case SUPREM (
Stanford University Process Engineering Models program ) .
This process analysis was done alter all of the fabrication
had been completed, this is due to the fact that SUPREM has
only been availiable at RIT for a few months.
In the pMOS transistor cross-section shown in figure
3.1.1 there are three specific regions of interest, where the
oxide thickness, junction depths and doping profiles should be
calculated. In region one where the thick oxide occurs
information about the diffusion of dopants in the Si02 can be
found. This information will reveal wether or not the oxide
grown was thick enough to sucessfuliy keep the diffusion of
impurities from reaching the silicon. Due to descrepanciec in
the diftusivities of dopants in Si02 used in SUPREM this
region will not be considered here ( see the fabrication
problems section ) . An analysis of region two yields the
projected final drain and source diffusion junction depths as
well as their sheet resistances. Looking at region three will
provide information about the depletion or pile up of dopants
at the Si-Si02 interface, and allow simple projected threshold
43
BULK N TYPE -51
Figure 3.1.1
- pMOSFET cross sections for SUPREM simulation
(1) Field oxide or cross-over region
(2) Drain or source diffusion region
(3) Gate region
- 44 -
voltage calculations. Complete SUPREM output listings for
regions two and three can be found in appendix E. The
following highlights some of the key findings of the SUPREM
simulation.
When using SUPREM the user supplies a calculation grid
size and certain substrate information. Following the initial
set up the user is allowed to simulate the performance of
various processing steps. Special model characteristics can
be set to tailor the analysis to the exact conditions the user
requires. Plots of oxide thickness and doping concentrations
can be obtained following each of the process steps. In
region two the masking oxide thickness is calculated to be
0.6419 microns. Since SUPREM has a grid of points for
calculating doping concentration and uses a sophisticated
diffusion model the doping concentrations near the Si-Si02
interface can be found. These concentrations can be expected
to be different from the concentrations far from the interface
due to the redistribution of dopants during the oxide growth.
The redistribution occurs due to the segregation coefficient
of the dopant species ( see figure 3.1.2 ).
m = segregation coefficient = concentration of dopants in Si
concentration of dopants in Si02
Obviously for segration coefficients greater than one the
concentration of dopant atoms in the silicon will be greater
than the concentration in the Si02. This can clearly be seen




























Phosphorous concentration versus depth into the
wafer after the diffusion masking oxide growth
( m = 10 )
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increase over the bulk wafer concentration ) of dopants at the
interface will not be a factor in this analysis ( region 2 )
because a much larger boron concentration will be diffused
into the wafer forming the drain and source regions ( see
figure 3.1.3 ). The boron surface concentration is calculated
to be 9.92el9 atoms per cm3, the drain/ source diffusion sheet
resistance is 26.286 ohms per square and the diffusion
junction depth is 1.35 microns. Following the diffusion all
the oxide is stripped off the wafers and the thick oxide is
regrown. The segration coefficient for boron is 0.3 co that
after this oxide growth the boron surface concentration is
actually decreased to 1.32el9 atoms per cm3 ( see figure 3.1.4
) . It is this depletion of boron during oxidation that makes
the fabrication of nMOS devices ( on boron doped wafers >
impossible at RIT without an ion implanter to replace the
boron at the surface. During the thick oxide regrowth the
drain and source diffusions are driven deeper into the wafer
so that the junction depth is now calculated to be 2.2
microns. The sheet resistance has increased to 59.96 ohms per
square since some of the dopant atoms have been taken up by
the growing oxide ( see figure 3.1.4 ). The final calculated
drain and source diffusion junction depth is 2.61 microns.
The SUPREM analysis in region three is aimed at
calculating the expected amount of phosphorous pile up under
the gate of the MOSFET and calculating the expected threshold
voltage. According to SUPREM the phosphorous surface
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Figure 3.1.3 - Boron concentration versus depth into the water











TIME 20.0 MINUTES. DRY 0%
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4.00
Figure 3.1.4 Final boron concentration after the thick oxide
regrowth ( m = 0.3 for boron )
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( see appendix E ) and the threshold voltage for this device
should be -1.24 volts. The threshold voltage calculation done
by SUPREM is a very simple one which only involves the
surface
doping and surface state density. Because this threshold
voltage calculation is simplified the value is only considered
a best case figure, with most of the non-idealities not
included. Table 3.1.1 gives a comparision of the SUPREM
calculated values and the actual measured values.
- 50 -


























58.2 17.3 15.5 - 21.5
Threshold
voltage
-1.24 V not measured -3.1 V
Junction
depth
2 .6 microns | 2.3 microns 2.1 microns
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3.2 THE USE OF CONTROL WAFERS
Proper use of control (or monitor) wafers during the
fabrication sequence yields a large amount of information
about the device wafers. A flow chart which shows the basic
sequence of the control wafer processing for the RIT four
level metal gate pMOS process is given in figure 3.2.1. The
following paragraphs deal with the specific details of that
processing.
The sheet resistance of the control wafers is measured
before the processing using the four point probe. This will
give a reference value for any subsequent measurements. The
wafers should be scribed for easy identification. A code for
wafer identification has been developed which allows wafers to
be classified by class, year, group and wafer. The control
wafers are then cleaned along with the device wafers and
placed into the oxide growth furnace for the masking oxide
growth. The control wafers should be interspersed with device
wafers in the boat and their location recorded. After
oxidation all device and control wafer oxide thicknesses are
measured on the ellipsometer. Control wafer number one is
etched in buffered hydroflouric acid (HF) starting with just a
portion of the wafer and immersing it further in predetermined
intervals (typically 30 seconds or 1 minute, see figure
3.2.2). The time step etching should continue until enough
total time has passed so that the HF should have etched
through the oxide on the portion of the wafer submerged the
longest. Complete etching can be checked when the wafer is
- 52 -























COAT DEVICE AND DUMMY WAFERS
USE DUMMIES FOR EXPOSURE TESTS


















ETCH THE SPIN ON DOPANT,
DOPED OXIDE, AND UNDOPED
















ETCH DOWN TO SILICON











WILL NOT PULL DRY

















ETCH ALL THE OXIDE
OFF. STRIP THE RESIST
RECORD NEW STEP COLORS
AND THICKNESSES
FOUR POINT PROBE
EACH STEP TO DETERMINE
THE OXIDE MASKING
THICKNESS (MINIMUM)
Figure. 3.2.1 - Control wafer processing continued
-
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WAFERS 2 AND 3
DUMMY WAFERS
2"- MASK LITHOGRAPHY
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AND CONTROL WAFERS
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- Step etch set-up and resulting
wafer views
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removed from the HF by looking at the wafer to see if a
portion of it has "pulled
dry"
or become hydro-phobic (fear of
water ) . Care should be taken so that the steps of oxide
thickness are wide enough to four point probe later in the
process and also that a portion of the oxide remain unetched.
The step etched wafer should be analyzed using the oxide color
thickness chart, and the results compared to the known HF etch
rate and the ellipsometer data.
Another use of the control wafers is as a test wafer for
determining proper photoresist exposure. If the control wafer
is used in this manner care should be taken to remove any
resist before further control wafer processing. A better way
of determining the correct photoresist exposure time is to use
a dummy wafer instead of a control wafer since the dummy wafer
can have the photoresist stripped at a later convient time
whereas the control wafer must be futher processed.
Completely remove the oxide from the other control wafer
using the etch time determined on the step etched control
wafer. The two control wafers can now be coated with the spin
on dopant. The step etched wafer will give information on the
diffusion of dopant atoms through the oxide barrier of varying
thickness. The blank control wafer will be used to confirm
the four point probe measurements made on the bare silicon
portion of the step etched control wafer. A third control
wafer with the masking oxide still on can
also be coated with
spin on dopant and diffused, this wafer will tell if the
masking was successful (like
the step etched wafer) but can
- 59 -
also be carried through the remainder of the processing to
show any changes in the sheet resistance on the undiffused
areas (due to dopant depletion for example).
As mentioned earlier, at the end of the diffusion process
step the tube ambient is changed form nitrogen to steam for a
short oxide growth. This oxide growth is to help in removing
the boron
"skin"
(boro-silicates) . The step etched control
wafer is etched in HF until all the spin on dopants,
boro-silicates and oxide has been removed (15 minutes). This
wafer can now be four point probed at various locations to
determine the dopant penetration of the various oxi-de
thicknesses (see figure 3.2.3). This wafer should be groove
and stained to determine the junction depth of the dopants
that have pentrated the oxide. This control wafer will not
undergo any further processing. The bare silicon control
wafer can now be step etched in HF to observe the etch time on
both the front (spin on dopants, boro-silicates and oxide) and
on the back (oxide only). A suitable etch time for the device
wafers can be determined, which removes the spin on dopant and
boron doped oxide from the front side of the wafers while
leaving behind as much of the undoped oxide as possible. The
device wafers should all be etched for this amount of time.
The data from the step etching of this wafer should be
recorded. The diffused control wafer is now etched to remove
the remaining oxide. The bare diffused control wafer is then
four point probed to determine the sheet resistance of the
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OXIDE MASKING 2000 A
< XOX < 3000A
Figure 3.2.3 - Oxide masking determination by four point probing
of the diffused step etched wafer
- 61
-
groove and stained to determine the diffusion junction depth.
The bare diffused control wafer is cleaned and included
along with the device wafers in the oxide growth furnace for
the thick oxide re-growth. After oxidation the oxide
thickness over the diffusion on the control wafer can be
measured using the ellipsometer. The ellipsometer can not be
used to measure the oxide thickness on the patterened device
wafers. The diffused and oxidized control wafer can be step
etched to determine the proper etch time for etching the areas
that require only a thin oxide. After the step etch data has
been recorded the control wafer should be completely etched
along with the device wafers for the time determined from the
step etching. The bare diffused control wafer is now four
point probed again. This four point probe measurment will
indicate any change in sheet resistance as a result of the
oxidation (acts like a drive-in step). A more important
change is the diffusion junction depth so another location on
the control wafer should be groove and stained.
The bare diffused control wafer and another control wafer
(identical to one of the starting device wafers) are cleaned
and placed in the oxide growth furnace tube along with the
device wafers for the gate (thin) oxide growth and anneal.
Again the control wafers are the only wafers whose oxide
thickness can be measured on the ellipsometer. The purpose of
the undiffused control wafer is to detect any difference in
oxide thickness between the oxide over the diffused areas and
non-diffused areas on the device wafers.
- 62 -
Both of the control wafers are etched to determine the
proper contact cut etch time (if all the contact cuts are
through thin oxide). A four point probe measurement is made
to determine the final drain and source sheet resistance.
This sheet resistance value should eventually be compared to
the sheet resistance calculated from the resistors in the
layout (see figure 4.0.1 and 4.0.3). The diffused contol
wafer should be angle lapped and stained (or groove and
stained to determine the final diffusion junction depth. In a
process like CMOS which requires more than one type of dopant
diffusion and multiple diffusions of the same dopant type more
control wafers can be added. The techniques outlined here
should serve as a guideline for choosing the number of control




During the course of this work many separate wafer runs
were started. The failure of some of the early runs can be
attributed to learning the subtleties of the pMOS processing.
I will outline some of the problems encountered and describe
the approach taken towards their solution. During the spring
quarter of the 84-85 acedemic year three separate runs were
started. One run failed because nitrogen (inert) was not
flowing through the diffusion tube for a sufficient length of
time prior to the introduction of the wafers. The result was
that oxidation occured which thwarted the attempted diffusion.
Another run failed because the oxide used to mask the
diffusion was too thin and the dopant atoms were able to
penetrate causing a diffusion to occur over the entire wafer,
hence everything was short circuited. The third run had
marginal results due to high contact resistance. The high
resistance was the result of the formation of a boro-silicate
"skin"
on the surface of the wafer after the boron diffusion.
The boron skin is difficult to etch away. Finally, a
reoccuring problem with proper exposure of wafers coated with
photoresist by hand (as opposed to the Wafertrac) was
encountered. It was found that hand coated wafers
demonstrated a high degree of variability in proper exposure
energy for a given development
process. The following
paragraphs discuss the attempted solution to these problems.
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To solve the problem of oxidation preventing the
diffusion, a rule was established requiring the flow of
nitrogen through the diffusion furnace tube for thirty minutes
prior to the actual diffusion. No further problems involving
a lack of diffusion were encountered after the implementation
of this rule.
The oxide thickness charts for masking diffusion times
and temperatures have been found to be inaccurate for the type
of diffusion done here at RIT (diffusion from spin on
sources). A much thicker oxide is required to mask the
diffusion (by a factor of 5 at least) than is specified in the
typical charts for diffusion from gaseous sources. Work is
now being done by Dr. Turkman and the author using the
process modeling program SUPREM to determine oxide masking
thicknesses for various diffusion times and temperatures. At
this point it appears that SUPREM uses diffusivities of
dopants in Si02 that would yield the thin oxide masking
thicnesses (gaseous source). Based upon an analysis of the
control wafers it should be possible to find diffusivities to
use in SUPREM which will give the proper oxide masking
thickness for the current RIT diffusion process. It should
again be pointed out that SUPREM has only been availiable at




Two different solutions to the boron
"skin"
problem were
attempted, the first was the addition of a five minute hot
nitric acid bath after the five minute buffered HF etch. This
procedure did not appear to significantly alter the removal of
the boron skin. The technique used to compare procedures was
to look for low resistance and linear I-V characteristics of
resistors on the wafer (linear represented removal of the
boron skin). The second solution attempted was the growth of
a 1000-2000 angstrom oxide on the wafer at the end of the
diffusion (see figure 3.3.1). This approach was sucessful at
removing the boron skin (as seen by the I-V characteristics).
It is believed that the HF etchs the oxide under the skin and
lifts it off much faster than if the HF were acting on the
skin directly. The current process consists of an oxidation
at the end of the diffusion followed by a 5-7 minute buffered
HF etch. Without the skin this etch time would be sufficient
to completly remove any oxide, but due to the difficulty in
etching the skin, only the spin on dopant, the boro-silicate
skin and most of the doped oxide is removed.
The problem in obtaining proper exposure in photoresist
that had been hand coated has been intermittent over the past
two years. One of the mechanisms proposed for the problem was
the prebake oven going over the ninty degree centigrade limit.
An elevated prebake temperature would cause degradation of the
photosensitivity of the
photoresist and increase exposure
times. The proposed solution was therefore to get a new
prebake oven, unfortunately even
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END OF THE DIFFUSION
HF ETCH UNDERCUTS AND REMOVES THE
SKIN
Figure 3.3.1 - Boron
"skin"
removal using an oxide growth at
the end of the diffusion
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not solve the problem. Another proposed mechanism for the
problem was density in the clear (exposed) ares of the masks.
Density in the mask would cause the underlying resist to see
less than the expected exposure energy and the exposure times
for proper development would therefore be much longer. It was
found that two wafers exposed with the same mask did not both
necessarily exhibit the problem which rules out the mask as
the source of the problem. Developer age was also
investigated as a possible contributor to the problem but no
difference was found between new and old developer. The final
aspect of the hand coating to be explored was the use of a
surfactant HexaMethylDiSilazane (HMDS) to promote resist
adhesion. The HMDS is applied to the wafer and then spun off,
followed by the application and spinning of the photoresist.
The long exposure problem is not observed in wafers coated
without HMDS, although the resist tends to lift off during the
HF etch process. Experiments showed that the delay time
between the spinning off of the HMDS and the application of
the photoresist is the critical parameter. The manufacturers
data sheets recommend a ten second wait, but it was found that
a 2-3 minute delay is required. An alternative is to spin the
HMDS longer. The HMDS which remains on the wafer reacts with
the photoresist to form a low photosensitive layer at the
wafer surface. The reduced photosensitivity dramatically
increases the exposure necessary for proper development. This
problem has not been observed on wafers coated using HMDS on
the Wafertrac, possibly because less HMDS is used and the spin
time is close to one minute. The Wafertrac is not always
- 68 -
availiable therefore it is mandatory that a stable
photolithographic process be availiable for hand coated
wafers.
The alignment targets used in these chips worked quite
well for the alignment tolerences used in the design rules.
Future work with smaller overlay tolerences will require a
minor redesign of the alignment targets. The resolution
targets showed that line widths of six microns were repeatably
achievable. This will allow for the selective shrinking of
some of the design rules, mostly the overlap and surround
rules. The drain to source spacing rules can not be changed
by much due to lateral diffusion and depletion layer widths
(see Table 2.1.1) unless the junction depth can be reduced.
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4.0 LAYOUT OF THE FABRICATED CIRCUITS
The composite layout of the first chip fabricated is
shown in figure 4.0.1. The composite plot was made by copying
the actual mylar grid paper on the copier. The floorplan of
the chip is given in figure 4.0.2. The alignment marks are
use to register one mask level to the one of the preceeding
layers. The resolution targets contain features for each
layer that are smaller than the smallest design rule feature
to ensure that if the resolution target features are present
the circuit features are also. In this design the probe pad
locations were choosen for ease of hand probing of circuits,
and so that instrumentation would not have to be changed when
moving to a similar circuit. Some identification of circuit
structures was done on the masks levels themselves, this
proved to be very helpful during the fabrication and testing.
The devices or circuits which were fabricated on this chip
are:




4 inverters ( 2 pMOSFETs each )
4 different z ratios
1 NAND crate ( 3 pMOSFETs )
1 NOR gate ( 3 pMOSFETs )
1 inverter pair separated by a pass transistor
( 5 pMOSFETs )
1 Ring oscillator ( 11 inverters































Figure 4.0.2 - Layout floorplan for chip design number one
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One of the lessons learned in the fabrication of this
chip i's that there should always be two different valued
resistors fabricated so that the contact and diffusion sheet
resistance can be calculated by solving the following two
equations for the two unknowns;
Rl = p (Ll/Wl) + 2Rc Where Ll/Wl, L2/W2, Rl, R2 are
known and p and Re are unknown
R2 = p (L2/W2) + 2Rc
Another error was in the attempted fabrication of a diode,
since the diffusion was p-type and the wafer lightly doped
n-type the structure actually formed was a pn junction diode
back to back with a schottky barrier diode.
The composite layout of the second chip fabricated is
shown in figure 4.0.3. The entire design was done using the
layout program ICE. The composite plot was made on an
HP-7580b plotter. The floorplan of the chip is given in
figure 4.0.4. The alignment marks are similar to those used
in the first chip except that they are stored as a graphical
symbol which can be called into an individual's design. The
resolution targets are a part of the symbol for a layer's
alignment marks. In this design the probe pad locations were
choosen in groups of 12 to match the probe configuration on
the automatic prober. No identification of circuit structures
was done on the masks levels themselves because of the time
required to draw characters on the layout system. A library
of alpha-numeric symbols has now been created to ease the
labelling of circuit structures. The devices or circuits













































Quantity Device or Circuit
5 reisitors
2 pMOSFETs (thin gate oxide)
1 pMOSFET (field gate oxide for cross over)
2 inverters ( 2 pMOSFETs each )
2 different z ratios
1 NAND gate FLIP-FLOP ( 6 pMOSFETs )
1 NOR gate FLIP-FLOP ( 6 pMOSFETs )
1 shift register ( 12 pMOSFETs )
1 Ring oscillator ( 7 inverters - 14 pMOSFETs )
45 pMOSFETs total
One of the layout rules developed after the fabrication of the
first chip was keeping the pad placement the same for similar
devices. This rule was not followed for the layout of the two
inverters on the second chip to allow two pads to be used in
both inverters. It was found to be inefficent in terms of
testing and the rule should not be violated in order to add
additional circuits. The details of the devices and circuits




5.0 CIRCUIT AND DEVICE RESULTS
5.1 INVERTER DESIGN
An inverter takes a signal that is at one logic level as
the input and outputs a signal that is at the opposite logic
level. The inverter can also take a signal that is close to
being at an uncertain logic level due to noise and cause the
ouput to be a solid logic level (opposite). The elimination
of the unwanted noise is a benefit of a digital system. In
figure 5.1.1 (a) a pMOSFET is shown connected in a circuit
with a resistor, the input to the circuit is connected to the
gate of the pMOSFET and the output is connected to the drain
of the pMOSFET. The pMOSFET is called the driver since it
will drive the drain voltage ( output ) to ground when the
transistor is turned on. The resistor is called the pull-up
since the supply Vdd must charge the output capacitance up to
the high logic level by passing a current through the
resistor. When the load is more resistive it is easier for
the pull down transistor to get the output to go low and the
curve becomes steeper as is shown in figure 5.1.1 (c). In
this case the pull-up is not pulling the output to the higher
voltage but to the high logic state which we have defined as a
negative voltage.
Resistors fabricated using the p type diffusion for the
pMOSFET drain and source regions would have to be extremely
long and narrow in order to have a sufficiently high value to





























(c) VOLTAGE TRANSFER CHARACTERISTIC
Figure 5.1.1 - Inverter with a resistive pull up
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enhancement mode pMOSFET whose gate is connected to its drain,
see figure 5.1.2. This configuration is called the saturated
load pull up since the pull-up transistor is always in the
saturation region of operation, Vds(pull-up) = Vgs(pull-up) .
An important feature of the enhancement mode load is that the
output can only rise to within Vt load of Vdd before the load
transistor turns off. This reduces the logic high level. The
current through transistor T2 is given by the expression in
equation 5.1.1
2
Isd2 = up Cox.W2 (Vsg2-Vt2) ( EQ 5.1.1 )
L2
The value Vsg2 can be replaced by Vdd
- Vout. The threshold
voltage of transistor T2 must be considered to be different
from Vtl due to the body effect ( back biasing ) see section
2.4. The result is equation 5.1.2.
2
Isd2 = up Cox W2 (Vdd-Vout-vt2) ( EQ 5.1.2 )
LZ
Two conditions must be considered for transistor Tl
(pull down ), the first is when Vin is zero, which means that
Vgsl is zero and Vsdl will be equal to Vout. This leads to
the conclusion that as Vin is raised above Vtl, transistor Tl
will start out operating in the saturation region (
Vsd>Vsg-Vtl ) . The expression for the current through
transistor Tl is the same as EQ 5.1.1 execpt that Vsg2 is
replaced by Vsgl ( or Vin ) and Vt2 is replaced by Vtl.
2
Isdl = up CoxjU. (Vin-Vtl)
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Figure 5.1.2 - Inverter with a saturated enhancement mode load
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The other condition that must be considered for transistor Tl
is when Vin goes high enough to cause the transistor to come
out of saturation and operate in the linear region. The
current Isdl in this region is given by EQ 5.1.4.
/
Isdl = up Cox Wl (Vsgl-Vtl-Vsd2)Vsd2 ( EQ 5.1.4 )
LI
Substituting in the corresponding voltages from our circuit
yields EQ 5.1.5.
Isdl = up Cox_Wl (Vin-Vtl -Vout)Vout ( EQ 5.1.5 )
LI
Expressions for the current flows through both
transistors are now known, and since whatever current flows
through one transistor must flow through the other the
expressions can be set equal to one another. The result is
two equations for Vout as a function of Vin, one valid for Tl
and T2 both in the saturation region of operation, and one
valid for Tl in the linear region with T2 in saturation. Both
of the expressions for Vout as a function of Vin include Vt2
which is also a function of Vout. The body effect produces a
difference in threshold voltage from Vtl which is related to
Vout by the following;
Vt2-Vtl = C J Vout or Vt2
= Vtl + C JVout ( EQ 5.1.6 )
Equation 5.1.6 can be compared to the one used by SPICE which
is given in equation 5.1.7- It can be seen that EQ 5.1.6 is
an approximation of EQ 5.1.7 and will be used in the
calculations for simplicity.
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Vt = Vto + GAMMA ( J | -2jff + Vsb |
- J20f ) ( EQ 5.1.7 )
Starting with the case of both Tl and T2 in saturation and
setting EQ 5.1.1 equal to EQ 5.1.3 and making use of EQ 5.1.6
yields the following expression after cancelation of like
terms and rearrangement of terms;
Vout-CjVout = VtlJ((Wl/Ll)/(W2/L2))-Vtl+Vdd-Viny((Wl/Ll)/(W2/L2))
( EQ 5.1.8 )
At this point we can define a variable z as the following; z
is the ratio of the width to length ratio of the pull down
transistor to the width to length ratio of the pull up
transistor, or;
z = ( Wl/Ll )/( W2/L2 ) ( EQ 5.1.9 )
This simplfies EQ 5.1.8 to the following
Vout-CjVout = ( fz~)Vtl-Vtl+Vdd-(JT )Vin ( EQ 5.1.10 )
This expression can be solved iteratively for Vout given Vin.
The range of values over which this expression is valid
must
be determined in order to construct a plot of Vout vs.
Vin.
The other case is when transistor Tl is in the
linear region
and T2 is in saturation. The expression
can be found by
setting EQ 5.1.2 equal to EQ
5.1.5 and making use of EQ 5.1.6
and EQ 5.1.9.
0 = Vout ( 1-) +Vout (Vt1-clVout+zVt
1-Vdd-ZVin ) +Vdd +
2
(Vtl-ClVout) -2Vdd(Vtl-C|Vout)
( EQ 5.1.11 )
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Equation 5.1.11 can also be solved by iteration similar to EQ
5.1.10. A key value for Vin would be the intersection of the
two curves, this would give two regions, with only one
equation valid in each region. To find the value of Vin at he
intersection point involves solving two equations by iteration
and checking for equality and changing (iterating the
iterative varible) until the intersection point is found.
Since this process is very computation intensive a computer
program called VINOUT has been written to do these
calculations and plot the output voltage vs. the input
voltage for various parameter values. SPICE can be used to
generate the same type of input-output voltage plots. The
program VINOUT was developed in an attempt to plot directly
the effect of supply voltage, threshold voltage and layout
variations on the achievable logic levels and noise margins
without running SPICE hundreds of times and plotting the
results. The program is not as accurate as SPICE and was not
fully completed due to time constraints. To test any
predictions made using this program would require the
fabrication of many different inverters with a wide range of
threshold voltages ( not the hard part ) . A listing of
program VINOUT can be found in Appendix F, and a sample output
is shown in figure 5.1.3. Also shown on figure 5.1.3 is the
curve generated by SPICE simulation and the actual measured
curve.
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Figure 5.1.3 - Inverter transfer characteristic predicted by proaram
VINOUT and by SPICE compared to a typical
measured curve
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A closer look at EQ 5.1.10 shows that the slope of the
Vout vs. Vin curve is given by the square root of z if the
body effect is small. For an analog inverter this parameter
is known as the gain. The effect on the input-output
characteristics of changing z is illustrated in figure 5.1.4
using the actual measured curves. From figure 5.1.4 it can be
seen that as z is increased the ability of the pull-down
transistor to drive the output low is increased.
There are many factors which influence the choice of the
value of z in a design, amoung them are threshold voltage,
power supply voltage, logic levels, speed requirements and
pass transistors. Many of the requirements for our circuits
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5.2 LOGIC LEVELS AND NOISE MARGINS
Before any digital circuits can be designed which are
compatible with our fabrication sequence, some parameters must
be specified. Two of the more important parameters are the
voltage levels that are to be considered a logic 0 (low) and a
logic 1 (high). These logic levels must be found for both the
input and output of a circuit. The definition for these
levels is given below.
Voh - The minimum voltage which will be available at a
gate output when the output is supposed to be at
a logic 1
Vih - The minimum gate input voltage which will
unambiguously be acknowledged by the gate as
corresponding to a logic 1
at Vih dVout/dVin = -1
Note: for the saturated enhancement mode load this
occurs at Vin = Vto therefore Vih = Vto
Vol - The maximum voltage which will appear at a gate
output when the output is supposed to be at a
logic 0
Vil - The maximum gate input voltage which will
unambiguously be acknowledged as corresponding to
a logic 0
at Vil dVout/dVin = -1
A typical voltage transfer characteristic is repeated in
figure 5.2.1. An additional parameter is the voltage Vm
(midpoint) at which the curve intersects the Vin=Vout curve.
Using these terms the delta 0 (NMD and delta 1 (NMh) noise
margins can be defined as follows:
Delta 0 = Vil - Vol and Delta 1





















Figure 5.2.1 - Inverter transfer characteristic showing logic
levels and critical values
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The noise in a circuit is usually some time varying
signal that is transferred to other nodes by capacitive or
inductive coupling as shown in figure 5.2.2. Another way of
showing this information besides the input-output voltage
characteristics is shown in figure 5.2.3. The inverter
characteristic curves shown in figure 5.1.4 can be evaluated
by finding and comparing the values just presented.
Gain Voh Vil Vol Vih Vm delta 0 delta 1
1 -15.8 -3.9 -6.7 -3.9 -9.2 +2.8 -12.2
not possible
4 -17.5 -3.7 -7.5 -1.2 -6.2 -2.5 -10
4.5 -16.3 -3 -6.8 -.2 -5.7 -2.8 -9.5
It can be seen that as the gain increases the noise margins
increase, unfortunately the asymetry of the rise and fall times
also increase. The noise margin for the high logic level is
much larger than for the low level suggesting that a lower
supply voltage could be used. A lower supply voltage changes
the value of z (increases) necessary to meet a given set of
noise margins. Another factor is the effect of putting a pass
transistor in front of an inverter which further reduces the
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Figure 5.2.3 - Noise margins and logic levels
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Once the dc levels have been defined the dynamic
characteristics can be determined, such as the time delay in
response to an input pulse. Figure 5.2.4 shows the
definitions of the transition and delay times. Some of the
propagation delay times will be calculated from the ring
oscillator data.
-91-
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5.3 RING OSCILLATOR DESIGN AND SIMULATION
The ring oscillators fabricated are composed of an odd
number (7 or 11) standard inverter stages (described in
section 5.1), that are connected output to input to form a
ring of inverters. The value of z used for the inverters is
six. The symbolic schematic and layout are shown in figure
5.3.1. When power is applied to the ring, whatever level the
input to a particular inverter is at will cause the output to
go to the opposite level. If we look at an individual
inverter in the ring whose output is low, we would see that
low as the input to the next inverter. Since there are an odd
number of inverters in the ring, when the signal propagates
around the ring it will cause the output of our inverter to go
high. The high would propagate around again causing the
output to again go low hence the circuit is in oscillation.
The period of oscillation is determined by the number of
stages in the ring and by the delay for an individual
inverter. The relationship is described in equation 5.3.1
where t is the delay per stage in seconds, T is the period of
the ring oscillator output and the
factor of 2 is due to the
fact that the signal has to go around the ring twice before an
inverter returns to its original state.
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Figure 5.3.1 - Ring oscillator layout
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SPICE can be used to predict the maximum ring oscillator
frequency attainable. A single inverter stage can be analyzed
in the time domain for its response to a pulse. The time
required for the inverter to go from low to high to low again
can be found. According to SPICE the inverter stage delay is
about 80 nanoseconds for an eight volt swing Since the
oscillator does not have a large voltage swing the time
comparison will not be extremely accurate. The SPICE deck
used to obtain the inverter delay values is given in figure
5.3.2 along with the SPICE output waveform. The delay per
inverter stage found from the ring oscillator data leads to a
maximum frequency of operation for an inverter. The table
below shows the measured values for the 11 stage ring
oscillator of figure 5.3.1 operated from a -15 volt supply.
Measured Period of the Oscillator = 1.0 micro second
frequency
= 1 MHz
Delay per inverter stage
= 45.5 nano seconds
maximum inverter frequency 1/ (delay per stage)
= 22 MHz
maximum clock frequency l/(50(delay per stage)
= 440kHz
In order to insure the proper operation of a complete
digital integrated circuit which might have signal paths whose
delay is much larger than that of an inverter, it is necessary
to operate at frequency which is much slower. Circuit
designers use a value of fifty times the inverter delay as
rule of thumb for the minimum period of the clock signal in a
circuit. The fifty delay time value should be sufficient to
allow the signal to propagate through all necessary logic
95
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Figure 5.3.2 - Single inverter stage delay calculations
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gates and charge any line or gate capacitances. Software aids
for VLSI design enable circuit designers to look at the
critical path (longest time) for a signal through a circuit.
The critical path can then be analyzed in detail using SPICE
to try to minimize the delay. In this case the maximum system
frequency would be 440 kHz, but this figure is based on ring
oscillator data where the scope capacitance was not being
driven by an output buffer. The peak to peak amplitude of the
oscillator output was only 40 mV ( see figure 5.3.3). The
amplitude can be increased by increasing the supply voltage,
this also increases the speed of the circuit and the power
consumption. The output waveform shape also changes with
increasing supply voltage and a supply voltage can be found
that gives a good sinusoidal output instead of an asymetric
waveform. The drive capability of the inverter is the most
likely cause for the slower operation and not the
intrinsic
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Figure 5.3.3 - Measured Ring oscillator ouput waveform
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5.4 THE EFFECT OF PASS TRANSISTORS
The output of the inverter during normal operation can
only rise to within one threshold voltage (including the body
effect) of the supply. When a pass transistor is placed
between the output of one inverter stage and the input of the
next stage ( see figure 5.4.1) the maximum input voltage at
the second stage is now two threshold voltage drops below the
supply if the pass transistor's gate is being driven by the
output of another inverter (see figure 5.4.2). The input
voltage to the second inverter must be high enough so that the
actual Voh gives an adequate delta one noise margin (see
figure 5.2.3). The logic levels attained and their associated
noise margins are compared below for an Inverter being driven
by another inverter and an inverter being driven through a
pass transistor (see figure 5.4.2).
Inverter driving Pass transistor output driving
Voh = -10.8 V Voh = -7 V
Vih * -7 V Vih = -7 V
Vol -2 V Vol = -2 V
Vil -3 V Vil - -3 V
Delta 0 -3 2 -1 Delta 0 -1
Delta 1 -10.87 Delta 1 = -77
* 0
- -3.8
Here we can see that the delta 1 noise margin is already
consumed due to the voltage drop imposed by the use of a pass
transistor with a gate voltage below the supply level. If
there were a pass transistor between an inverter output and
the gate of the input pass transistor then the input of the
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- The effect of a pass transistor on the
inverter input and output (SPICE calculations)
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and so on for each additional pass transistor. In order to
maintain a logic high level at the input to the second
inverter the power supply voltage must be increased as more
pass transistors are added. As we have seen in section 2.1
there is an upper limit on the applied drain to source voltage
that can be used before the drain and source depletion layers
touch. The net result of this is that a limit must be placed
on the number of pass transistors between stages, and the
logic levels must be chosen to accommodate the effects of pass
transistors.
The presence of a pass transistor between the inverter
stages also contributes to the time delay for the propagation
of a signal through the circuit. The shift register described
in the next section can be used to calculate the delay through
the inverter/pass transistor pair and this value can be
compared to the delay per inverter of the ring oscillator.
The SPICE deck for calculating the the delay through the
circuit is given in appendix G and the output waveform is
given in figure 5.4.3. The value of z for an inverter
following a pass transistor should be changed so that the
delay is the same as the delay for an Inverter alone. In the
circuit that was fabricated figure 5.4.1 the inverter z values
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5.5 SHIFT REGISTER USING INVERTERS AND PASS TRANSISTORS
The circuit containing inverters separated by a pass
transistor can be extended into a circuit called a shift
register whose schematic is shown in figure 5.5.1 (a). The
pass transistors between alternate inverters have their gates
connected together. The pass transistor gates are connected
to one or the other of the two non-overlapping clock phases.
An input signal is not allowed to reach the first inverter
until the first clock signal goes high and turns on the pass
transistor. The inverter then does its job and the signal
then has to wait for the second clock signal to go high and
turn on the second pass transistor. The signal has now
reached the third inverter and the transmission down a string
of inverters separated by pass transistors proceeds in the
manner already described. In this circuit the information is
constantly being shifted down the string until it reaches the
output or is fed back into the input. It can be seen that if
an odd number of Inverters is used and the output fed back
into the input the signal will toggle between the original
data stream and its compliment. This behavior is similar to
the ring oscillator described in section
5.3. If there are an
even number of inverters then the data will be constantly
shifted in a loop and form a dynamic memory. Figure 5.5.1 (b)
shows the layout of the shift register whose schematic was
given in figure 5.5.1 (a). In order to test this circuit the
two phase non-overlapping clock has to generated along with an









0, ,$2 TWO PHASE NON-OVERLAPPING CLOCK
INVERTERS
Z =20
Figure 5.5.1 - Shift register schematic and layout
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(a)- The circuit shown in figure 5.5.2 (b) can be constructed
using TTL logic and op amps to achieve the proper voltage
levels. This circuit allows a variable frequency single phase
input to be used to generate both of the non-overlapping clock
signals and the input signal. Increasing the frequency and
looking at the output will indicate the maximum frequency of
operation, although there is no pad-driver in the circuit and
the scope will load down the output. The next level of
development in digital circuits here at RIT should include a
shift register with its output tied back to the input, a pad
driver on the output, on chip generation of the two phase




















Figure 5.5.2 - Shift register timing diagram
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5.6 LOGIC FUNCTIONS
The inverter of figure 5.1.2 can be made into a NOR gate
by the addition of another input transistor connected in
parallel to the driver (pull- down) as shown in figure 5.6.1.
The truth table for the NOR gate is also given along with its
schematic and logic symbol. Figure 5.6.1 also shows the
actual layout of the NOR gate. The length to width ratios for
the pull down transistors should be the same. An inverter can
also be made into a NAND gate by the addition of another input
transistor in series with the driver as shown in figure 5.6.2.
The truth table for the NAND gate is also given along with its
schematic, logic symbol and the actual layout of the NAND
gate. The length to width ratios for the two pull down
transistors must be changed from that of the inverter since
the pull down resistance would increase with two devices in
series. Another factor in NAND gate design is the difference
in threshold voltages between the two inputs due to the body
effect. Yet another factor is the series stacking of the
devices causes a need for a larger supply voltage to turn on
all of the devices an still maintain the proper logic levels.
The same type of input-output voltage characterization
that was done for the inverter can be done for NOR and NAND
gates. The SPICE decks used to predict the input-output
characteristics for the NAND and NOR gates are given in
appendix G. Figure 5.6.3 shows a comparison of the
input-output voltage curve predic+e4 by SPICE with the
- 108 -
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Figure 5.6.2 - NAND gate layout, schematic and truth table
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measured curve for the NAND gate described in figures 5.6.2.
From this plot it can be seen that the pull up transistor has
a large sub threshold leakage current as evidenced by the fact
that Vout is at -19V when the two inputs are off. At the
threshold voltage of the transistors (-3V) the Vout curve
drops down to -15V which is the expected Vout of Vdd - Vtbody.
With one of the inputs off it is expected that the output
would remain at -15V but it can be seen that the output drops
steadily to -11V at Vin of -20V. The reason for this is the
subthreshold leakage of the 'off transistor. The level that
the output drops to is still sufficient to maintain the high
level. Figure 5.6.4 shows a comparison of the input-output
voltage curve predicated by SPICE with the measured curve for
the NOR gate described in figures 5.6.1. Very little
difference can be seen between the output with one input






























5.7 NAND AND NOR FLIP-FLOP CIRCUITS
An RS flip-flop is a circuit whose behavior is described
in the truth table in figure 5.7.1, and can be implemented
using cross coupled NOR gates as shown. The performance of
the flip-flop is determined by the length to width ratio of
the pull up transistor compared to the length to width ratio
of the pull down (ground) transistors. The sizes are chosen
to give more symmetrical output signal rise and fall times and
to ensure that the proper logic levels are reached. Figure
5.7.2 shows the actual layout of the MOR gate flip-flop along
with the prober pin numbers and the test system matrix set up.
The flip-flop was tested in a quasi-static manner by manually
adjusting the input voltages and measuring the output voltages
on a DMM. The actual measured values using a minus 20 volt
supply are shown in figure 5.7.6. A large number (more than
10) flip-flops had to be tested before good results were
found, there are six transistors in the design as well as
cross overs which contribute to the low yield. Many of the
non-working circuits displayed only a single stable state, or
in other words were monostable multivibrators. A circuit for
a monostable multivibrator is shown in figure 5.7.3, and it
can be seen that any leakage to ground from the gate connected
to one of the outputs will cause the flip-flop to return to a
particular state when in the latched condition. The latch
condition is supposed to hold the most recent values, so that
if the flip-flop always returns to a particular state when
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Figure 5.7.3 - Mono-stable multivibrator circuit
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most likely source of this leakage current is through the
reverse biased diode of the output (pull up) transistor's
drain. As the charge on the gate of the transistor which is
keeping the states latched goes down the drain to source
voltage goes up which increases the sub threshold leakage of
the other transistor. In other words causes the off
transistor to begin to turn on, and the flip-flop loses the
stored information. Simple calculations based on leakage
current, gate capacitance and gate voltage lead to a storage
time on the order of a few minutes. The observed times were
too short to measure, but one factor could be the discharge
through the connection to the input voltage supply. Since the
circuits were tested in a quasi-static way no information
about the RC time constant for discharge of the latched
information can be determined. A square wave input to one of
the inputs could be used but since this behavior represents
incorrect circuit performance it it was not pursued.
The truth table for the RS NAND gate flip-flop is shown
in figure 5.7.4 along with its schematic and logic symbol.
Figure 5.7.5 shows the actual layout of the NAND gate
flip-flop. The stacking of three transistors between the
supply voltage and ground in the NAND gate along with the high
threshold voltages causes the body effect to be even more of a
factor in finding working flip-flops. The same type of
input-output voltage characterization over time that was done
for the inverter can be done for the NOR and NAND flip-flops.














































Figure 5.7.5 - NAND gate RS flip-flop layout and test setup
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sequence of inputs must be provided to fully test all of the
possible output states. The SPICE decks used to predict the
input-output characteristics for the HAND and NOR gate RS
flip-flops are given in appendix G. Figure 5.7.6 shows the
measured input and output voltage relationships for the NOR
gate RS flip-flop described in figures 5.7.1 and 5.7.2.
Similar plots can be generated for the NAND gate version of
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Figure 5.7.6 - NOR gate RS flip-flop input-output measurements
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6.0 CONCLUSIONS
The results presented in this paper have already become
somewhat outdated as work on the RIT pMOS process continues.
The senior microelectronic engineering students fabricated
pMOS circuits in the winter 85-86 quarter, but they used the
two chip mask set described in this work due to lack of time
in their course. In order for more information to be
gathered, more circuits have to be designed and these circuits
should be more throughly tested. The electrical engineering
students who take EEEE 676 (I.C. processing) should have the
ability to both design and test more circuits. The design
work will become more reliable as more data about the RIT pMOS
process is accumulated, specifically on supply voltages,
threshold voltages, logic levels and noise margins.
The Microelectronic engineering department has purchased
an IBM PC with an IEEE-488 bus interface card. The computer
will be interfaced through the bus to an automatic prober, a
matrix switching system, programmable power supplies, digital
multimeters, the HP-4145 parameter analyzer, and a plotter.
The system will also be interfaced through RS-232 lines to the
VAX cluster and to a line printer. The system will have a
hard disk to store student test programs. Not only will this
system allow for the testing of circuits in the 12-18 pin
range which is currently impossible on our equipment but it
will allow the teaching of test programming as a facet of the
microelectronics courses. Another aspect of microelectronics
123
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that can be addressed with this system is the idea of design
for testability. More test points within a circuit can be
examined using this system therby increasing the amount of
information obtained. The arivial and set up of the computer
controlled test station will not eliminate the computer
engineering department's need for a powerful digital tester
but will fill the needs of the microelectronic and electrical
engineering departments.
The completion of the Lyra design rule checker
specifications and the further integration of the
Microelectronic and Computer engineering departments are
desired as a result of the move into the new Center for
Microelectronics and Computer Engineering.
- 124 -
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Partial pmosRIT.r Lyra design rule file
B-








( E ( and D T M ) ) ) ; E for extension
diffusion to diffusion spacing
(ss D 2 "D_s")
minimum diffusion width
(width D 6 "D_W")








contact to contact spacing





thin oxide to thin oxide spacing
(ss T 2 "T_s")
minimum thin oxide width








(corner: (a C) )
(constraints: (e-inside 2 E "C_x")))
(rule
(corner: (a C) )
(constraints: (e-outside 2 E "C_x")))
(rule
(corner: (o C) )
(constraints: (e-inside 2 E "C_x")))
(rule
(corner: (o C) )









(corner: (o D) )
(constraints: (e-outside 2 T "T_i")))
.
r
;end of ruleset specification pmosRIT.r for LYRA
B-3
APPENDIX C
A listing of a program called PR0GRAM1
This program is for SPICE parameter extraction








120 LET C "CAPACITANCE"
130 ?!!??T"Type of Llnear Regression: GAMMA, MOBILITY,
CAPCITANCE"
;T$
1*0 r*PUT"Device Type: ( P for p channel MOS or N for nMOS ) "|0$
150 INPUT"Nu*ber of point pairs: "jM













260 IF T$C$ THEN 1350
270 IF T$G$ THEN 920
280 IF T$-U$ THEN 310
290 PR INT "How *hout another look at the user's manual?!
1"
300 GOTO 1570
310 IF >1 THEN 440
320 IF N1>1 THEN 440
325 PRINT
330 INPUT-VTO threshold voltage (no body effect) in volts: ";V1
332 INPUT "NSUB substrate doping In atoms per cm3: "N0
334 INPUT"T0X gate oxide thickness in microns: ")T0
336 INPUT "UTRA transverse field degradation factor 0<UTRA<.5: ";U3
33B INPUT"H channel width In microns: *H
340 INPUT"LEFF the aask distension minus the under diffusion in microns: ";L











440 PRINT"For Point Number "iH;", input the following
information:"
?45 INPUT"VDS in volts: "jV4(N>
450 INPUT"VGS in volts: '|V6(N)











550 IF N-l THEN 570
560 IF N>1 AND KKNX-K0 THEN 5B0
570 K0-KKN)




















































920 IF N>1 THEN 1060
930 IF N=l AND N1>1 THEN 1000
935 INPUT"NSUB in atoms per cm3: ";N0
940 INPUT"T0X gate oxide thickness in microns:
"
;T0




















































1350 IF N>1 THEN 1420
1355 PRINT
1360 INPUT"P0 the bulk junction potential: ";F3
1365
INPUT"
CA0 zero bias junction cap. (Picofarads per square micron): ";C0
1370 INPUT "AREA in microns squared:
"
;A0










1425 INPUT"VR reverse voltage:
"
;V1


















21 M M OOO SSSSPPPP AA RRRR
31 MMMM0 08 P PAA R R
? I MMMMO 0 8 PPPPA A RRRR
51 MMMO 0 8SP AAAAARR




101 This program extracts SPICE parameters for MOSFET devices from
111 Ids,Vds data points. The program is Initiated by typing RUN MOSPAR.
121 The program will then prompt the user to enter: the type of linear
131 regression to be excecuted, the device type (P- or N-channel),
141 the nr. of point pairs, and the nr. of curves. The types of linear
151 regression this program will calculate are: GAMMA, MOBILITY, or
161 CAPACITANCE. (C vs. V data is required for CAPACITANCE).
171
IB I GAMMA, VTO, and NSUB Interpolation:
191 GAMMA calculates: the Zero-Bias Threshold Voltage (VTO),
201 the Bulk Threshold Parameter or Body Effect (GAMMA), and the
Sub-
211 strate Doping (NSUB). After entering the previously mentioned data,
22! the program will prompt the user to supply: an Initial estimate for
231 PHI, the oxide thickness (T0X) , and the source-to-substrate voltage
241 step (VSB STEP). Next, the program will display the point pair nr.,
251 the value for VSB, and ask for the corresponding values of VDS and
261 IDS(uA). This is repeated as many times as necessary for entering
271 all data as specified at the beginning: VGS must have the approp-
28! riate sign. At the conclusion, the program will print:
29!
301 VT0value, GAMMA*value, NSUBv*lue
31!
321 Capacitance Interpolation:
331 CAPACITANCE calculates: the zero-bias sidewall capacitance
34! per meter of perimeter (CJSW), and the grading coefficient of the
35! sidewall junction (MJSH). In response to the beginning prompt







431 Next, the program will prompt the user for the following information:
44! The Bulk Junction Potential (PB), the xero-blas Junction capacitance
451 per square meter of junction area (CJ), the area, and the
perimeter.
46! CJ Is to be entered in pF/um**2. The area and
perimeter are to be
471 entered in um**2 and urn. Next, the program will display the coordinate
46! pair nr. and ask for the corresponding value of Vr
and Cj2 from the






541 MOBILITY calculates: the
surface mobility at low gate voltages
55! (U0), the critical field for mobility
degradation (UCRIT). and the
56! critical field exponent (OEXP), for
different values of Vds. At the
571 end, the program will print
an average value for the three mobility
58! factors over all the data points.
In response to the starting prompt




nr. of (Vr,Cj2) point pairs.
1 CR
C-5
61 I MOBILITY CR
62! B (or P) CR
63! nr. of (Vgs, Ids) point pairs,
64! nr. of different Vds ranges CR
65!
66! The range of Vds has the meaning that different Vds values can be
67! specified for each Vgs=constant characteristic in order to cover each
68! Vgs curve up to the saturation point Vdsat. The next prompt will be
69! for Vto, Nsub, Tox, the transverse field coefficient (UTRA) , the
70! channel width (W) , the effective channel length (LEFT), and the value
71! of Vsb. (Leff is the layout length less the under-diffusions. >
72! Then, the program will display the coordinate pair nr. and ask for
731 the corresponding values of Vds, Vgs and Ids.
74!















130 PRINT "TYPE OF LIN REGRESSION, DEVICE
TYPE,"















260 IF T$=C$ THEN 1350
270 IF T$=G$ THEN 920
280 IF T$=U$ THEN 310
290 PRINT "SAY
MAT?"




310 IF N>1 THEN 440
320 IF N1>1 THEN 440
330 PRINT "VTO,NSUB,TOX(U),UTRA,W(U) ,LEFF(U) ,
VSB"























550 IF N=l THEN 570
560 IF N>1 AND KPI(NX=KP0 THEN 580
570 KP0=KPI(N)
580 IF N<M THEN 250
590 S1,S2,S3,S4=0
630 FOR J=l TO M
640 Y(J)=LOG10(KPI(J)/KPO)







720 HSUB= ( S3*S2-S1*S4 ) / (N*S2-S1~2 )
730 SLOPE= (N*S4-S1*S3 ) / (N*S2-S1~2 )
740 UEXP(N1)=-SL0PE
750 UCRIT(Nl)=10A(-NSUB/SLOPE)*3.9/(TOX*11.8)









810 FOR K=l TO Ml ! COMPUTE AVERAGE VALUE OVER ALL DATA POINTS.
B20 AVG_UO=AVG_UO+U0 ( K )
830 AVG_UCRIT=AVG_UCRIT+UCRIT(K)















920 IF N>1 THEN 1060
























1180 IF HKM1 THEN 230
1190 S1,S2,S3,S4=0







1300 Y_INTCPT= ( S3*S2-S1*S4 ) /D2
1310 GAMMA=(N*S4-S1*S3)/D2
1320 NSUB= ( 3 . 9*GAMMA/T0X) ~2*B . 854E-14/3. 781E-18
1321 PHI2=0.052*T*LOG(NSUB/NI)
1322 IF PHI2==PHI THEN 1330
1323 PHI=PHI2
1324 FOR Nl=l TO Ml
1325 IF Nl=l THEN VSB=0 ELSE VSB=VSB+VSB_STEP
1327 B2(N1)=SQR(T*(VSB+PHD)
1328 NEXT Nl
1329 GO TO 1190
1330 PRINT "VT0=";VTH(1),"GAMMA=",GAMMA, "NSUB=",-NSUB, "PHI =



















1510 IF N<M THEN 240














ROCHESTER INSTITUTE OF TECHNOLOGY
MICROELECTRONIC ENGINEERING DEPARTMENT
P-MOS TRANSISTOR PROCESSING SHEET
VERSION DATE: 4-4-B5
DOCUMENT TITLE: PMOSPROCESS.RNO
LOCATION VAXD Account REPEEE Directory THESIS
name: Robert pedRsoM
START DATE t / if I gs lfuN#r S
M 1. Obtain n-type wafers
Date 1 / 18 / S5 By:
M Record wafer data
ROBERT PeMRSOrt








CO Four point probe all wafers:
, ,
Kf Probe spacing: S=.0fc2> iieJics cwf+
"* c*^
vie w





5 r . I5<?~,
V (volts) | I (mA) | G7(w/s) | rho 0 I rho I rhos I dop
HATER # 1 |
HATER 2 |
HATER 13 f

















as.? i V.06 i iifc. /
2Q.C iT^Ti m.b
IB.t 13.5/ I ftTT
Ai.O I 3-<?f I *M.S
a3.^ i^Ifei/o^.s
kT:
Kf Hot probe test result:
pgs.'4-'.v^- me-i^- dtf itc-4-.'e^ ". * +yf)<
Wafer identification:
Date 1 / 16 / BS By: Robert person/
M Scribe the control wafer* CI using the diamond scribe












Kf 3. Cleaning Procedure:
Date 9 / 18/6$ By: g<>BgT peAftSoM
Kf Include the control wafer CI in the processing. It will continue
through the process until otherwise stated
D4 Scrub. Use the MTI scrubber er the GCA water tree
( this step -will be omitted for two inch waters
*-
W NH40H / H202 / H20 (1:1:5) Heated to 75 to BOC
APtM Use 30* unstabilized hydrogen peroxide and 27*
ammonium hydroide. Time in solution is 10 to 20
A~,*>vj->*
minutes. Mixture Is good for 30 minutes after it
C per-exi'iie. reaches 75C
tniJ^rtr.& DI soak for 1 minute
kThF / H20 mixture - dilute HF - (10:1) for 2 minutes
( (use plastic beaker and
tweezers)
Kf.DI soak for 1 minute
UPM HC1
/ H202 / H20 (1:1:5) Heated to 75 to 80 C
,
nrm
Uge 37% HC1> 30% unstabilized hydrogen peroxide.
MrcMtnc Time in solution Is 10 to 20 minutes. Mixture is good
F for 30 minutes after it reaches 75 C
r Peroxide^ DI Ioa)t for 2 minutes
(i,;Xl^rtWDI soak for 2 minutes vSe. 4-W*-
Kf Blow dry with low pressure air. or spin dry
wsine a elean
chuck-
ttf Inspect using dark field illumination
M Visual inspection comments: . r
Sow.. c^i/sf C^-*-v.'^A.-fiei a.^4 "< Sl>'qi\t
a^ou^tt-
of
fctf Store in an appropriate container
D- 3
Paae 3
Kf 3. Thick oxide growth for diffusion masklna
Date ? / /B / 6S By: ftBRT PeAj'teoH
NOTE: The tube should have wet 02 flowing lor approximately
10 minutes prior to placing the waters into the furnace
e
M Desired thickness >5oooAJ Temperature HOP Time 60wli^;
Kf Furnace used Top CD Middle CD Bottom Kf 6ooe/f
Kf Controller settings: Left Q Middle 70 Right 0
Kl Thermocouple reading : /I- S ~ v IQIS'C + /l^b/e^vf
Kf Bubbler Temperature setting: *?8 C variac setting; *7Q
13^02 flow setting:4_L*2 Tank: 3.5 Psl Panel: 3 Ps"c
Start i End: t&s -fliu> o<
v. Kf Time: 40 ,;.> Start: 76 End: IB
^Kf Color: HATER ? 1 PUk.
HATER # 2






P2 A2 DELTA PSl XOX














Kf5. Photoresist ( diffusion window cuts )
Date 9 / *0 / 8S By: KoBRT pg*So*/
Kf Coat Wvt_ .
5t<-Af
wv.-K'""
Kf In the following steps, fehs control water will be usee as
an exposure test water. Before any other wafers are exposed
i'4--ei-
will be used to verify your calculated exposure time
Kf Photoresist type: KPt>MK B2.Q pey.jiv/g.
Kl Wafertrac line used to coat (if applicable): 3
Kf Spin speed : 5QOQ gfVu Spin time: ZO seconds







Average Temperature Q.0 C Total time: /OO Sfcetf^oS
KfExpcsose Date 1 I 18 / &S By: R*&RT PSARSoa/
G3"Mask used: PprFFF/>U--7g Aligner used:
Let4-
Kf Lamp power setting; Spw
5~*V<:Ck.Kf Measured irradiance (intensity in mW/cm2):
M Desired exposure (mJ/ca2): CO ^7 /r.. *
KfExposure time: 13. seo^^
KT Wafertrac line used for development (if applicable): -
DS'
Develop time: 3PSe.c Developer used:
Sq<?iV~ -re kedA-k.
WDl rinse time 3&s<- RPM (wafertrac only): Soo ftp*i
KTlf the results on the control wafer are satisfactory, go
ahead and expose and develop the other wafers, recording
the exposure time below:







Kf^Visual Inspection Comments :
WATER 2 HATER 3
hiraeA leeks . ' t
KfPost bake temperature:
\H0 C-








Kf 6. Processing for CI, the control water (buffered HF etch)
Date / / By: gogeRT PAQSort
Etch the control wafer CI until it pulls dry
'
Time to pull dry:
4eC i/e_
Etch rate in angstroms /minute (based on ellipsometer
reading)
Rinse and inspect control wafer for lifting resist
Etch remaining wafers in accordance with the rate obtained for
the control wafer, and record the time to pull dry for each wafer
HATER # 1 HATER * 2 HATER 3 WATER # 4 CONTROL
Kf 7. "Rinse in DI water
Date / / By: ft06*VT ?A*SC>>J
CD DI soak for 10 minutes
CD DI soak for 10 minutes
CD Blow or spin dry all wafers
CD Visual inspection:
HATER 1 HATER # 2 HATER # 3 HATER * 4 CONTROL
CD 8. Buffered HT etch the remainder of the control wafer
(see. cd~4>><
DateV / / By: RoS^fiT PettftS*# i*/*4er .
t^c^d c<J+J







C^T Use the DI water squ;
.acetoneto cl an off the rest ol
:tle to rinse off the acetone.-ft
^Don't let the ace>ohe dry
CO DI soak for 2 minutes
C-l'Etch the con>*ol wafer in buffe
pulls
KfDI soak^for 5 minutes
Kf DI for 5 minutes
Kf'Blow dry wafer
he water
rec until the front side
D -6
Page fa
Kl 9. Strip photoresist . ,
Date / / By: RoBeft-r reASsctJ
CD Acetone soak time:
CD Squirt with acetone to get off excess photoresist,
CD Squirt with DI water, don't let the acetone dry on the wafer
CD DI water soak time:
CD Blow or spin dry
OR
02 pressure: 5 Y"S1~ .
Chamber pressure: g-5 Wr Jon-vj -JW. a^.-i<j
t^TPlasma ash
Flow rate: I. 6
Reflected power: < & ^
,
Forward power: > fiSe^
^ l0 ^:^^4ts









Kf 10. Clean procedure
Date / / By: fofeERT PEASSOM
Kf Include the control wafer CI in the processing, it will continue
through the process until otherwise stated
Kf Scrub. Use the MTI scrubber. er the OCA wafertrac.
,
( this step will be omitted fer two inch wafers )
Kl H2S04 / H202 (3:1) Time in solution is 10 minutes.
Use 35* sulfuric acid and 30* unstabilized hydrogen peroxide.
This solution generates its own heat, (-use plastic tweoaorc)
M DI soak for 2 minutes
Kf DI soak for 2 minutes
Kl Blow dry with low pressure air, or spin dry using a clean chuck
Kf Inspect using dark field illumination
Kf Visual inspection comments:
HATER 1 HATER 2 HATER 3 HATER * 4 CONTROL
Kf Store in an appropriate container
Kf 11. Spin on dopant ( p-type, boron )
Date / / By: Roecft-r Per*eso*/
Kf Dopant used: Bore C, I *v\ loO
C"3 Spin speed: ?non fi.frtvi Spin time: 3o sece^efs
3^12. Prebake the wafers in the Blue M oven in the furnace room.
Date / / By: Refeg*T pg<tftlo*J
Kf Place the waters in the appropriate pre-bake boat
Kf Prebake temperature: 2ee C-
CD Start time:




Kf 13. Drain and source diffusion^
Date / / By: RflggfiT VeARSQhJ
NOTE: The tube should be purged with nitrogen for
approximately 30 minutes prior to placing
wafers into the furnace
KfVurnace used Top D9 Middle CD Bottom CD
Kf Range switch position: fOO~ Moo
C<Controller settings: Left 0 Middle 3
to Right 6
M Thermocouple reading: 1 1-5
K| Temperature (actual): ICTi'C * A~>*>re.<.+
Da Temperature used in calculations: "00
Ca'
Nitrogen flow rate: H SCFH
Vf Time: 30.W.* Start: End:
Kf Calculated junction depth:
Kl Measured junction depth ( angle lap and stain ) : t
Pone [AfCr e*. *%*- M*+r| Mjetf-CtT
kTi4. Etch doped glass and mask oxide (to ensure removal of
any Boro-silicate glass)
Date / / By: fiC&eKT PaAKS>e>U
Kf HT etch time for the control wafer
use 4k_ 5-k.p e.4-cU +ecU.
-'*',-e- 5 *~ir>i/'
Kf Control wafer four point probe (five locations)
d< <U-4*r i-vfie/
location I (mA) V (mV) rhos
1 SI es 7. Q-L
2 SO 07 7. B?
3 52 i( 7.93
4 50.7 <?/ . /v






KfEtch the device wafers in HT
Record the etch time for each water
below
WATER # 1 WATER # 2 WATER # 3
WATER # 4
WlA"* |e<; -fer <vl( ^C-y/'f-C iA/fi_-frS
W DI rinse for 10 minutes







H 15. Clean procedure
Date / / By: fofegRT ?gr/ieso/
CD Include the control wafer CI in the processing, it will continue
through the process until otherwise stated
'CD Scrub. Use the MTI scrubber or the GCA wafertrac
( this step will be omitted for two inch wafers )
CD Nitric acid soak (80 C) for 5 minutes
CD DI soak for 1 minute
CD DI soak for 1 minute
CD H2S04 / H202 (3:1) for 10 minutes
this reaction generates heat use plastic tweezers
CD DI soak for 2 minutes
CD DI soak for 2 minutes
CD Blow dry with low pressure air, or spin dry using a clean chuck
CD Inspect using dark field illumination
CD Visual inspection comments:
CD Store in an appropriate container
4kfs sl^J J be- a {ol( d* ^<l sUp & 3
D-IO
Page 11
CO 16. Re-grow Thick Oxide
Date / / By: ftoB&RT pe/^^ghj
NOTE: The tube should have wet 02 flowing for approximately
10 minutes prior to placing the wafers into the furnace
Kf Desired thickness kOCb A . Temperature
1106'
<- Time 7Q.ni-K^s
Kf Furnace used Top CD Middle CD Bottom M
3"
cku^ac. 4* k 4
Kf Range switch position joo-HOO r Jer AtU>
XtfController settings: Left 6 Middle 70 Right 0 fct,,-iJ,-^,
Kf Thermocouple reading: t/.S^v J
Kf Bubbler Temperature setting; 9V variac setting; le>0
Kf 02 flow setting; Z-l*1-** Tank: llTsr Panel:
f~
Start 1 End: 6a.s [*> o<_
Kf Time: 70 ikm^Start : End: ,
Kf Color: HATER # 1 Pak P;^k *-t sw.'U^
HATER # 2 <Afi-U7T7
WATER 3
WATER # 4 a rce-^rgu
CONTROL ^a ree.*
Kf Ellipsometer measurements:
PI Al P2 A2 DELTA PS I XOX
Thickness: CONTROL ft7 61 357. S || 3CV. 5 63 35o
+ 2
cyc[e5>





Kf 17. Photoresist ( thin oxide window cuts >
Date / / By: R&Kgfe-r PE~ARSoisf
, ^A scrtxp cajiII be ^tcd
. ^>
Kf In the following steps, -the eentrel wafer will be uaod-a-s
.an exposure test wafer. Before any other wafers are exposed,
<t~MI will be used to verify your calculated exposure time
DT Coat
Kf Photoresist type: ICQbAK tig -.
D3"
Wafertrac line used to coat (if applicable): 3
program /
Kf Spin speed: 5ooogfrn Spin time: 2-0 seconds .






Temperature: Timeste perat :______ lin : ,
Kl Average Temperature 46C- Total time: IOC Se.co^o%
C9^
Expose Date / / Bv: HoBSRt PeARSOkj
C^f Mask used: f"P**perAa-67o Aligner used: wt^M-6
D3 Lamp power setting :_2_!i ,. - ,. ? 2
CO Measured irradiance (intensity in mW/cm2 ) : *t-r3
*W/c~
KfDesired exposure (mJ/cm2): k>0
<**~T/r***--
KfExposure time: I3>^e.g_
KT Wafertrac line used for development (it applicable): 2-
M Develop time: jSn Sec Developer used; 6otf<\,-^. -6-._ Koe^fc;
Kf DI rinse time 3Qsee- RPM (watertrac only): 5ffloft^^
DS'
If the results on the control water are satisfactory, go
ahead and expose and develop the other wafers, recording
the exposure time below:










HATER # 1 HATER # 2 HATER # 3 HATER # 4 CONTROL
C3 Post bake temperature :^_i22__hr_




Da 18.0 Etch windows for the thin oxide growth, using buffered HT
Date / / By: RofcERT
K* Control wafer etch time: w'wv'ks
Kf Compare etch rate to that found in step 5.0
KfWafer etch times




tf'l9.0 Rinse in DI water
Date / /
M 10 minute rinse
C^IO minute rinse





Date / / By: Robert Pg/fRso/J
CD Acetone soak time:
CD Squirt with acetone to get off excess photoresist,
CD Squirt with DI water, don't let the acetone dry on the wafer
CD DI water soak time:




C 1 02 pressure:





C^-Inspect using dark field
illumination
BJ Visual inspection comments:






Date / / By: RofeERr VEi4.Sotd
Do'lnclude the control wafer CI in the processing, it will continue
through the process until otherwise stated
Eo Scrub. Use the MTI scrubber eit the OCA wafer-tree
_,
l llLri- " "1' *it11 hM n,<t,f'"' *"' t"r Inrh irafsri t
Kl NH40H / H202 / H20 (1:1:5) Heated to 75 to BOC
Use 30* unstabilized hydrogen peroxide and 27*
ammonium hydroide. Time in solution is 10 to 20
minutes. Mixture is good for 30 minutes after it
reaches 75C
KfDI soak for 1 minute
Kf DI soak for 1 minute
C9^HC1 / H202 / H20 (1:1:5) Heated to 75 to 80 C
Use 37* HC1, 30* unstabilized hydrogen peroxide.
Time in solution is 10 to 20 minutes. Mixture is good
. for 30 minutes after it reaches 75 C
w DI soak for 2 minutes
Kf DI soak for 2 minutes
W^Blow dry with low pressure air, or spin dry using a clean chuck
Wlnspect using dark field illumination
KfVisual inspection comments:




C 22.0 Thin oxide growth O^A.
^"e^'
Date / / By: R06ERT P#fiSO^J
0




Kf Furnace used Top CD Middle CD Bottom Kf
D? Range switch position 9<?tf- tHCd
Cy\*.jxa^ DJ Controller settings: Left ft Middle IO Right 6
a KL Thermocouple reading: US
*
.
w .^Thermocou ; r.
+0 M,02 flow setting; 4-SLm -Stat I: End: *teg 4b^ OK
w^ick KfTime:_lfL_ Start: 1^ End: o^T^
C2T Color of the control wafer: -U.* -L,rouJ**t
0+kc*'"
D3 Color on device wafers
oX.,7/g_
WATER # 1 WATER 2 WATER # 3 WATER # 4
Dan23.0 Thin oxide anneal., J
fijl Atmosphere: Ni4roae^ *&
PD ^Temperature: HOP
Kf Time: IS-.>w^<; Start: '5
'
End: <J vu4K_ i-v+o
M Thickness measured on the ellipsometer






Kf 24.0 Photoresist ( Contact cuts )_
Date / / By: fo8eftT 9BA&S&J
/ A Ccrip u/o-fer
Kf In the following steps, the control wafer will be used as
an exposure test wafer. Before any other waters are exposed,
'l/6* wil1 be USeCl to verify your calculated exposure time
ISTCoat
Kfphotoresist type: KPbAK &IO ftes/ViVe
D3/Wafertrac line used to coat (it applicable): 3 Program 7
C3 Spin speed; SoVbO RPm Spin time: ,76
l
0






Temperature: Time:/ iciufci ttwm c ; i k :
M Average Temperature Total time:
M^Expose Date / / By: Ro&erfrT Per/lRSO/d
KfMask used: PaFAi-^7fl Aligner used; ~, AA \e
CO Lamp power setting; /2-Q
N^Measured irradiance (Intensity in W/cm2) : V-7
DJ^Desired exposure (mJ/cm2): 6o..T/f.z
P3\Exposure time: 12- <eco-^^c
_
DI Wafertrac line used for development (if applicable): "2
KfDevelop time: 3<3sec Developer used: Rg^U-K
ra^pi rinse time "SoSec RPM (wafertrac only): goo
Calf the results on the control wafer are satisfactory, go
ahead and expose and develop the other wafers, recording
the exposure time below:
rf
HATER 1 HATER 2 HATER 3 HATER 4 CONTROL
Visual Inspection Comments:
HATER # 1 HATER # 2 HATER ? 3 HATER # 4 CONTROL
td"Post bake temperature: i**Q




"w 25.0 Etch contact windows in buffered HT
Date / / By: ftoftERT Pg /fflScW
K^Etch time for the control wafer: I ^'^^4^-
Etch time for device wafers
HATER # 1 HATER 2 HATER # 3 HATER # 4
Rinae in DI water
D3/10 minute rinse
DI 10 minute rinse
DaV-Blow or spin dry
M/Inspect using dark field illumination
CJT Visual inspection comments:
C-fl 27.0 Strip photoresist - _
Date / / By: fto8cTftT pEfiHSohS
CD Acetone soak time:
CD Squirt with acetone to get off excess photoresist,
CD Squirt with DI water, don't let the acetone dry on the water
CD DI water soak time:




CZ 02 pressure: t>
rtu-
r *]Chamber pressure: 3.. 5
4c~r
i- -jFlow rate: U5
> -[Reflected power: * & ^
/
LDforward power: > 3So^ L-.










Date / / By: Robe&T P/?RSOaJ
CTTKi Otoi\_ Jitric soak (80 C) for 3 minutes
Da DI soak for 2 minutes
Kf DI soak for 2 minutes
CJ Mix (3:1) H2S04/H202 in deep petri dish
, (use plastic tweezers, this reaction generates heat)
DXSoak in H2S04/H202 for 3 minutes
Do/DI soak for 2 minutes
M/HT / H20 (10:1) until back side pulls dry (10-20 seconds)
Kp DI soak for 5 minutes
KLDI soak for 5 minutes
^
M, Blow dry with low pressure air, or spin dry msIiiu i Cltlin eliui
K|/fnspect using dark field illumination
Da Store in an appropriate container
28.0 Evaporate aluminum on the front side
Date / / By: RofcetVT PerrfPSQfJ
KfMumber of pellets used: 3-
Ba Total weight: 5 1 g
*%
VfHeight: IL^L r^
KfCalculated thickness: , ..










Kf29.0 Photoresist ( metal layer >
Date / / By; 9oe>.rt7 PeARSoiJ
y A Scrfto i-^r+er
M In the following steps, the -cantiul wafer will be used as
an exposure test wafer. Before any other wafers are exposed,
rt*i will be used to verify your calculated exposure time
P3\Coat
,,,
DJ Photoresist type: RoM< S^O PoSt4t\M- c
Kf Wafertrac line used to coat (if applicable): 3 progn&wx ^
KfSpin speed: SOQQ RP/H Spin time: 2,6 ^e foiTs / / \





s Temperature: Time: .
Kf Average Temperature f6c Total time: QO 'Hrp.tos
kTExpose Date / / By: Rb&ETCT fte/fftSa^
Kf Mask used : PnxETtfi-^ALL (no Aligner used: te44 kc^A.
M Lamp power setting; f^o Vj
D^Measured irradiance (intensity in mW/ cm2 ) : .*> **.^ /c-**
2~




Djf'Exposure time: lto<ie-Cm<^f Gtf7^ exfeSut<- ."s fe. o~ VJs. ov*c-r fll
ta^Wafertrac line used for development (if applicable): ?-
C"3T Develop time: 3ogg-i Developer used: KMK.
Kf'DI rinse time 3Q s^. RPM (wafertrac only): 5oe ftP*v
Da'
If the results on the control wafer are satisfactory, go
ahead and expose and develop the other wafers, recording
the exposure time below:
HATER # 1 HATER # 2 HATER # 3 HATER 4 CONTROL
Pa Visual Inspection Comments:
HATER # 1 WATER # 2 WATER # 3 WATER # 4 CONTROL
/Post bake temperature:
\HAlS-
Ca Time: fZ-& Start: End:.
D - 19
Page 20
DS 30.0 Etch aluminum _ _
Date / / By: RoBcrAT QEARSa/J
D^Etch temperature : */0 6-
Da\Etch time for the control wafer: f5 v.Wc;+e5
Car Etch time for each wafer
WATER 1 WATER # 2 WATER # 3 WATER # 4
CD 31.0 Ripse in DI water
Da 10 minute rinse
Kf 10 minute rinse
Kf/Blow or spin dry
D3Nlnspect using dark field illumination
Kf Visual inspection comments:
Kl 32.0 Strip photoresist _
Date / / By: foftERT PEittSoM
CD Acetone soak time:
CD Squirt with acetone to get off excess photoresist,
CD Squirt with DI water, don't let the acetone dry on the wafer
CD DI water soak time:
CD Blow or spin dry
OR
Bo Plasma ash:
02 pressure: S P^A.
Chamber pressure: .a. 5 4-or-r
Flow rate: l-S
Reflected power: < & ^ i
/ Forward
power: > 2SO wv -f >.*--: 10 ~.^>A-*-S
Kl Inspect using dark field illumination
C3 Visual inspection comments:




Date / /_ By: ftOBERT 9FfiRSc>sl








Middle S Right O




Do Use the appropriate test procedure sheet for the p-MOS



































Complete SUPREM simulation of drain/ source
junction depths and threshold voltage
E
-
*** STANFORD UNIVERSITY PROCESS ENCINEER1NC MODELS PHOCRAM ***
*** VERSION 0-05 ***
1..j. Tl'i'L CALCULATION OK PMOS DRAIN SOUKCE JUNCTION DEPTHS
2 CRIB DVSI=6 . 6i .bPrH-o . 4 . VMAX=4 . 0
3 SUBS ORNT=i00.ELEM^P.CONC'i.0E15
4 COMM
5 COMM THESE COMMENTS MUST FOLLOW THE T1XL.CRID AND SUUS CARDS
6 COMM
7 COMM DPTH IS THE SILICON REGION ONE DEPTH
8 COMM MAX IS THE TOTAL SILICON THICKNESS EXAMINED
9 COMM DYS1 IS THE INCREMENT IN THE SILICON JiECiON ONL
10 COMM
11 COMM ORNT IS THE ORIENTATION
12 COMM ELEM IS THE DOFINC ELEMENT









19 COMM SPECIFY THE PLOT PARAMETERS
20 COMM
21 COMM TOTL MEANS ALL DOPANT CONCENTRATIONS ARE SHOWN
22 COMM WIND CAN BE TAKEN TO BE YMAX





27 COMM THE SPECIAL PURPOSE MODEL SPM1 IS SET TO
USE
28 COMM ALUMINUM AS THE GATE AND BULK
CONTACT TYPE AT THE LAST SILICON
29 COMM POINT
30 COMM THIS MODEL WILL CALCULATE THE
THKJ'JSHOLD VOLTAGE AFTER THE
31 COMM OXIDATION WHEN ADDED TO THE
STEP CARD
32 COMM
33 MODEL NAME^SFMl. CATE-AL. CBLK=0.
35!!!!cOMM TYPE IS 'JIIE KIND OF OPERATION YOU
WANT TO FEKFOIiM
3fa!!!!cOMM TIME IS THE TOTAL STEP TIME IN
MINUTES
37 COMM MODL IS THE OXIDATION MODEL
TO HE USED
38 COMM AND 0 INDICATE THE
DEFAULT MODELS WILL BE USED
39 COMM TRTE IS THE RATE OF
TEMPERATURE RAMP
111! "STEP TYPE=0X1D. TIME-bO. TEMP-1100. TRTE-0.0. MODL-STMO
d? COMM
43!!!!C0MM ETCH THE OXIDE OVER THE
DRAIN AND SOURCE REC10NS
44 COMM





T0TL=Y . WIND=4 . 0 . NDEC
= 7
49 COMM






52 STEP TYPE^PDEP. ELEM^b. CONC-1.0E2O. T3MK---30. TEMP-iJOO. TRTE-U.
53.. ..+ MODL=MBOO
54 COMM
55 COMM REGROW THE THICK OXIDE FOR THE CROSSOVERS
56 COMM
57 STEP TYPE-0X1D. T1ME^60. TEMP^ilOO. TRTEO.O. MODJ.-STMO
58 COMM
59 COMM GROW THE THIN OXIDE
60 COMM
61 STEP TYPE=0X1D. T1ME-20. TEMP=1100. TRTE-O.O. MODL^DRYO. M0DL"=SPM1
62 COMM
63 COMM ANNEAL THE GATE OXIDE
64 COMM
65 STEP TYPE=0X1D. T1ME=20. TEMP=1100. TRTE-O.O. M0DL=N1T0 . M0DL=SPM1
66 END ALL DONE
E-3
CALCULATION OF PMOS DRAIN SOURCE JUNCTION DEPTHS
STEP # 1
OXIDATION IN S1EAM
TOTAL STEP TIME = 60.0 MINUTES
INITIAL TEMPERATURE = 1100.00 DEGREES C.
OXIDE THICKNESS = 0.6419 MICRONS
LINEAR OXIDE GROWTH RATE
-
4.B36934E-02 MICRONS /MINUTE
PARABOLIC OXIDE GROWTH RATE
-
8.81/949E-03 MICRONS"2 /MINUTE




SILICON I I SURFACE 1
DIFFUSION I SEGREGATION J. TRANl'.PUKT
COEFFICIENT 1 COEFFICIENT 1 C0E>1 ICilWT 1
















1.. 263903E+10 IS 3.16 * OF TOTAL
3.. 868042E+11 IS 96. U % OF TOTAL
3..994432E+11 IS 99.9 * OF INITIAL
4..000000E+11
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE CHARGE = 1.263903E+10 IK 3. Jb % OF TOTAL
SILICON CHARGE - 3.B6B042E+11 IS 9b. U * OF TOTAL
TOTAL CHARGE = 3.994432E+11 IS 99.9 * OF INITIAL










CALCULATION OF PMOS DRAIN SOURCE JUNCTION DEPTHS
STEP = 1 TIME = 60.0 MINUTES.













































































0.000000E+00 IS 0.000E+00 * OF TOTAL
3.B68042E+11 IS 100. * OF TOTAL









0.000000E+00 IS 0.000F+00 * OF TOTAL
3.86B042E+11 IS 100. \
Oh'
TOTAL











CALCULATION OF PMOS DRAIN SOURCE JUNCTION DEPTHS
STEP
"


























CALCULATION OF PMOS DRAIN SOURCE JUNCTION DEPTHS
STEP # 3
GASEOUS PREDEP0S1T1ON
TOTAL STEP TIME = 30.0 MINUTES
INITIAL TEMPERATURE = 1100.00 DEGREES C.
OXIDE THICKNESS = 0.0000E+00 MICRONS
PREDEPOS1TION IMPURITY = BORON
GAS CONC. AT INTERFACE = 1.000000E+20 ATOMS /CC
I OXIDE 1 SILICON 1 1 SURFACE 1
I DIFFUSION I DIFFUSION I SEGREGATION 1 TRANSPORT
I COEFFICIENT I COEFFICIENT I COEFFICIENT 1 COEFFICIENT I
PHOSPHORUS 1 6.49938E-06 I 1.53300E-03 1 10.000
BORON 1 2.09718E-07 I B.90334E-04 1 0.6614b
SURFACE CONCENTRATION = 9.9237B6E+19 ATOMS
/CM*
3


















0.000E+00 % OF TOTAL
100. * OF TOTAL
1.I43E+06 % OF INITIAL









0.000E+00 * OF TOTAL
100. * OF TOTAL
92.6 * OF INITIAL











0.000E+00 % OF TOTAL
100. * OF TOTAL.
O.OOOE+OO % OF INITIAL
E -8









I STEP = 3 TIME = 30.0 MINUTES.
I CONCENTRATION (LOG ATOMS /CO
L4 15 16 17 18 19 20 21
I I I I ] I 1 I
I 1 I 1 1 I 1 1
1 1 I 1 1 1 1 1
Jlllllil
I 1 1 1 1 1 1 1
I I 1 1 i I 1 1
I 1 I I I 1 1 1
I 1 1 1 1 I 1 1
I I 1 1 1 1 I I
I 1 1 1 1 3 * j
1 11 *11
I 1 I I 1 1*1 I
I 1 I 1 1 1*1 1
I 1 I I I 1*1 1
I I I 1 1 1*1 I
I 1 1 1 I 1*1 1
111 *1 11
I 1 1 1 1*1 I I
I I 1*11111
I I 1*1 I 1 1 1
I 1*1 1 1 1 1 1




























INITIAL TEMPERATURE = 1100.00 DEGREES C.
OXIDE THICKNESS = 0.6407 MICRONS
LINEAR OXIDE GROWTH RATE = 4.B36934E-02 MICRONS /MINUTE
PARABOLIC OXIDE GROWTH RA'IE = 8.85B640E-03
MICRONS*
2 /MINUTE








I 1 SURFACE 1
1 SEGREGATION I TRANSPORT
1 COEFFICIENT 1 COEFFICIENT 1
PHOSPHORUS I 6.49938E-06 I 1.53300E-03 1 10.000
BORON I 2.0971BE-07 1 1.23523E-03 1 O.bbUb
SURFACE CONCENTRATION = 1.322B35E+19 ATOMS
/CM*
3
















IS 60.7 * OF TOTAL
IS 39.3 % OF TOTAL
IS 96.9 * OF INITIAL





















IS 60.7 * OF TOTAL
IS 39.3 * of TOTAL
IS 97.0 % OF INITIAL
E -10
CALCULATION OF PMOS DRAIN SOURCE JUNCTION DEPTHS
I STEP = 4 TIME = 60. 0 MiNUTtfcJ
DEPTH CONCENTRATION (LOG ATOMS /CO
(UM)
1 * lb 16 17 IB 19 20 21
-0.64
I 1 1 1 1 1 *i 1
I I 1 1 1 1 * I I
I I I I 1 1 * 1 3
I I 1 1 1 1 * 1 1
I I 1 1 1 1 * 1 J
I I I 1 I 1 * I 1
I I I I 1 I * I 1
1 1 1 I 1 1 * 1 I
I I I 1 I 1 * 1 1
0. 00
I I I 1 1 1 * I 1
[ 1 I I I 1 * I 1
[ I I I I 1 * 1 1
[ I I I I I * I 1
[ I I I I I * I 1
t 1 I 1 1 1 * 1 I
[ 1 I I I I * 1 I
I I* I I 1 1* 1 1
[ I I 1 I A I 1
1 00J- . vv
[ 1 I 1 1 * I 1 1
t 1 I I I * I I 3
[ 1 1 1 I * 1 I 1
[ 1 1 I A 1 1 1
[ I 1 1 * 1 I 1 1
[ 1 I 1 * 1 I I 3
t I I A 1 1 1 1
[ 1 I A I I I 1 1
[ I I A I I 1 1 I
"7 fin
i.UU
[ I * I 1 I 1 I I
I I 1 1 1 1 3
L * I I 1 1 1 1 1
r
*I I 1 I I 1 I
A I 1 1 1 1 1
A I I I 1 1 1
A 1 1 1 I 1 1
A I 1 1 I I 1
^ ftA
A I I 1 I 1 I
3 . 00
- "
A 1 I I 1 I 1
A I I 1 1 I 1
A I I I I 1 I
1 I I 1 1 1 1
I I 1 1 I I I
I I 1 I I I 1
I I 1 I I I 1
I I I 1 1 I 3
I I I 1 1 1 1
4.00
E-
CALCULATION OF PMOS DRAIN SOURCE JUNCTION DEPTHS
STEP # 5
OXIDATION IN DRY OXYGEN
TOTAL S1EP TIME = 20.0 MINUTES
INITIAL TEMPERATURE = 1100.00 DEGREES C.
OXIDE THICKNESS = 0.6462 MICRONS
LINEAR OXIDE GROWTH RATE
PARABOLIC OXIDE GROWTH RATE
OXIDE GROWTH PRESSURE
2.B21203E-03 MICRONS/MINUTE
3.9b484 7E-0<l MICRONS*2 /MINUTE
1.00000 ATMOSPHERES
I OXIDE I SILICON I 1 SURFACE I
I DIFFUSION 1 DIFFUSION 1 SEGREGATION 1 TRANSPORT
I COEFFICIENT I COEFFICIENT I COEFFICIENT 1 COO-FTC1ENT 1
PHOSPHORUS 1 6.49938E-06 I 1.53300E-03 I 10.000
BORON I 2.0971BE-07 I 1.23523E-03 I 0.bbl4b





GATE MATERIAL = ALUMINUM SILICON UNDER GATE = P
- TYPE
OXIDE THICKNESS = 6462.0 ANG. CAPACITANCE/AREA = S.34E-0S PF/UM2













2.619B53E+I5 IS 61.1 * OF TOTAL
1.66b463E+lb IS 3U.9 * 01 TOTAL
4.2B5316E-H5 IS 100. * OF INITIAL
4.2B7360E+1S










IS 2.22 X OF TOTAL
IS 97.8 * OF TOTAL
IS 100. * OF INITIAL
CHEMICAL CONCENTRATION OF BORON
OXIDE CHARGE = 2.619861E+15 IS 61.1 * OF
TOTAL
SILICON CHARGE = 1.66b63BE+15 IS 3B.9 % OF
TOTAL
TOTAL CHARGE = 4.2B5499E+Ib IS 100.
% OF INITIAL
INITIAL CHARGE = 4.287490E-H5
E - 12










I STEP = b TIME = 20.0 MiNUT?;s.
CONCENTRATION (LOG ATOMS /CO
4 15 16 17 IB 19 20 21
I I I 1 1 I *1 1
I I I I 1 1 * I 1
I 1 I I I 1 * 1 I
I I 1 1 1 I * I 1
I 1 I I I I * I 1
I I I I I I * 1 1
I I 1 I I 1 * I I
I 1 I I I 1 * I 1
I 1 I I I I * I I
I I 1 I 1 1 * 1 I
I 1 1 I 1 I * 1 3
I I I I 1 I * 1 1
I 1 I I 1 1 * 1 1
I 1 I 1 I 1 * I 1
I 1 1 1 I I * 1 1
I I I 1 I 1* 1 3
I I I 1 3
1* 3 1
1 1 I 1 1
A I 3
I I I I 3
* 1 1 I
I 1 1 1 1
* I I 1
I I 1 1 1*1 I 1
I 1 I 1 1
* I 1 1
I I I 1
I* I 1 1
I I I 1 *I I 1
1
I 1 I I
* 1 I I 1
I I 1 I
* I I I 1
I I 1
A 1 I 1 1
I I I
* I 1 I I 1
I I *I I I
1 1 1
I 1 * I 1 1
1 I 1
I * 1 I I 1
I I 1
1*1 I I I I
I 1
I *1 I 1
I I I 1
I * I I
1 I I 1
I * I I
I I I 3
I * I 1
I I 1 I
I * 1
I I I 1 1
I * I
I I I 1 J
I * I
1 I I 1 1
j i I
1 I 1 S I
I I I
1 1 1 1 1
1 I 1
1 1 1 3 1
j 1 1
1 1 1 1 1
j i I
I I I 1 1
1 1 1
1 I 1 I 3
E -13
CALCULATION OF PMOS DRAIN SOURCE JUNCT3 0N DEPTHS
STEP # 6
NEUTRAL AMBIENT DRIVE-IN
TOTAL STEP TIME = 20.0 MINUTES
INITIAL TEMPERATURE = 1100.00 DEGREES C.
OXIDE THICKNESS = 0.6462 MICRONS
I OXIDE 1 SILICON 1






COEFFICIENT I COEFFICIENT 1
PHOSPHORUS 1 6.4993BE-06 1 B.5166bE-04 1 10.000
BORON I 2.0971BE-07 I B.90334E-04 1 0.6614b
SURFACE CONCENTRATION = 1.620757E+19 AT0MS/CM""3
I 4.47014E-02 1
1 1.31133E-02 1
GATE MATERIAL = ALUMINUM SILICON UNDER GA'IE = P - TYPE
OXIDE THICKNESS = 6462.0 ANG. CAPACITANCE /AREA = 5.34E-05 PF/UM2









OXIDE CHARGE = 2.61B6B7E+15 IS 61.1 % OF TOTAL
SILICON CHARGE = 1.665238E+lb IS 3B.9 % OF TOTAL
TOTAL CHARGE = 4.2B3926E+15 IS 100. X OF INITIAL
INITIAL CHARGE = 4.2Bb316E+ib

















2.618696E+15 IS 61.1 % OF TOTAL
1.66b44BE+lb IS 30.9 % OF TOTAL
4.2B4143E+15 IS 100. % OF INITIAL
4.2Bb499E+lb
E - 14








I STEP = 6 TIME = 20.0 MINUTES.
I CONCENTRATION (LOG ATOMS /CO
4 15 16 17 IB 19 20 23
111111*11
I 1 I I 1 1*1 1
I 1 1 1 1 1*1 I
I 1 I I 1 1*1 1
I 1 I I 1 1*1 1
I 1 I I 1 1*3 1
I 1 I I 1 1*3 1
I 1 I 1 1 1*1 i
I I I 1 I 1*1 1
I 1 I I 1 1*1 3
I I 1 1 I 1*1 I
I I 1 1 1 1*1 J
I I I 1 1 1*1 1
I I 1 1 I 1*1 1
I 1 1 I I I* 3 1
I 11 I* II
IIIII*1
I I 1 I 1 *.I I
I I I I 1*1 1 1
I I I I 1*1 I 1
I I I 1 1*1 I I
I I I I 1*1 1 1
I I I I 1*1 I 1
I II I* 111
1 1 I 1*1 1 1 1
I I I 1*1 I I 1
I I I 1*1 1 1 3
I 1 1*1 1 I I 3
I I 1*1 I I 1 I
I I* 11113
I 1*1 1 I I I 1
I 1*1 I 1 1 1 1
I* 1 I 1 1 I 1 3







I I 1 I I I 1 1







*** STANFORD UNIVERSITY PROCESS ENGINEERING MODELS PROGRAM ***
*** VERSION 0-05 ***
3 T1TL CALCULATION OF PMOS THRESHOLD VOLTAGE




5 COMM THESE COMMENTS MUST FOLLOW THE T1TL.GF.1D AND SUBS
CARDS'
6 COMM
7 COMM DPTH IS THE SILICON REGION ONE DEPTH
B COMM YMAX IS THE TOTA^ SILICON THICKNESS EXAMINED
9 COMM DYSI IS THE INCREMENT IN THE SILICON REGION ONE
10 COMM
11 COMM ORNT IS THE ORIENTATION
12 COMM ELEM IS THE DOPING ELEMENT
13 COMM CONC IS THE WAFER DOPING CONCENTRATION
14 COMM




19 COMM SPECIFY THE PLOT PARAMETERS
20 COMM
21 COMM TOTL MEANS ALL DOPANT CONCENTRATIONS ARE SHOWN
22 CCMM WIND CAN Br. TAKEN TO BE YM/U".
23 COMM NDEC IS THE NUMBER OF DECADES UF CONCENTRATION SHOWN
24 COMM
25 PLOT TOTL=Y,WIND=1.0,NDEC = 3
26 CUMM
27 COMM THE SPECIAL PUF.PuSE MODEL SPMI IS SEI T'J USE
28 Cl-MM ALUMINUM AS THE GATE AND BULK CONTACT TYPE AT THE LAST
S-j.ICi.
29 COMM POINT
30 COMM THIS MODEL WILL CALCULATE THE THRESHOLD VOLTAGE AFTER THE
31 COMM OXIDATION WHEN
ADDED' TO THE STEP CARD
32 CCMM
33 MODEL NAME=SPM1, GATE=AL. CBLK=0.0, ySSfc
= 1.0E10
34. . . .COMM
35 COMM TYPE IS THE KIND OF OPERATION YOU WANT
TO PERFORM
36 COMM TIME IS THE TOTAL STEP TIME IN
MINUTES
37 COMM MODL IS THE
OXlDATlu!.'
MODEL TO BE USED
38 COMM AND 0 INDICATE THE DEFAULT
MODELS WILL BE USED
39 COMM TRTE IS THE RATE OF TEMPERATURE
RAMF
4 0 COMM
4l!!!!sTEF TYFE=OXID, TIME=60, TEMP=1100, TRTE=0.0.
MODL=STMC
42 COMM




46 PLOT TOTL=Y, WIND=3.0, NDEC
= 7
47. . . .COMM








53 COMM ETCH THE OXIDE FRIOR TO REGR0WIN3 THE THICK OXIDE
54 COMM
55 STEP TYPE=ETCH. TEMP=23.0
56 COMM
57 STEP TYPE=OXID, TIME=60, TEMP=1100. TRTE=U.O, MUDL=STM0
58 COMM
59 COMM ETCH THE THICK OXIDE BEFORE GROWING THE GATE OXIDE .
60 COMM
61 STEP TYPE=ETCH, TEMP =23.0
62 COMM
63 COMM REGROK THE THIN OXIDE
64 COMM
65 STEF TYFE=OXID. T1ME=20, TEMP = 1100. TRTE=0.0, M0DL=DRYU. MGDL=SFK-
66 COMM
67 COMM ANNEAL THE GATE OXIDE
68 COMM
69 STEF TYPE=OXID. TIME=20. TEM? =1100. TRTt =0.0. M0DL=NIT0 . MODL'iFM.
70 END ALL DONE
E -17
CALCULATION OF PMOS THRESHOLD VOLTAGE
I
I
STEP == 7 TIME = 20.0 MINUTES.
DEPTH 1
(UM) I




15 16 17 18 19 20 21




A I I I 1 I I I
A I I I I I I
A I I I 1 I I
T
I* I I I I I I 1
A I I I 1 I I I
A I I I I I I
A I I I I I I I
A I I I I I I l
I * I I I I I
T
I * I I I I I 1
I* I I I I I
I* I I 1 I I I
I* I I I I 1 I
I* 1 I 1 I I 1
I* I I I I 3 I
A I I I I I T
A I I 1 I 1 i.
A I I I I I 1
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T
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I I I I I T 1
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I I I 1 1 1 a.
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I I 1 1 1 1 J.
I 1 I I 1 1 i

































































PROGRAM VINOUT ( ON VAXD )
STARTED ON 12-31-84
VERSION 1.0
1.1 2-5-84 GRAPHIC FILE SAVE CAPABILITY ADDED
PROGRAM DESCRIPTION:
THIS PROGRAM IS BEING WRITTEN TO ASSIST ME IN THE DESIGN OF PMOS
DIGITAL LOGIC CIRCUIT BUILDING BLOCKS. THIS PROGRAM WILL CALCULATE
THE INPUT-OUTPUT CHARACTERISTICS FOR A PMOS INVERTER WITH ENHANCE
MENT MODE PULL UP. THE INPUT WILL BE THE SUPPLY VOLTAGE, THE THRESH-
HOLD VOLTAGE AND THE PULL-UP PULL-DOWN RATIO, LAMBDA. THE PROGRAM
WILL ALSO CALCULATE THE INVERTING VOLTAGE VINV FOR A GIVEN SET OF
INPUTS.
THE LINKING PROCEDURE FOR THIS PROGRAM IS:
$ LINK VINOUT,LIB_RAL/LIB/INCLUDE=BLODAT$DATA






























THE CONSTANT USED WITH VOUT TO CALCULATE DELTAVT
THE SUPPLY VOLTAGE
THE ZERO -BIAS THRESHOLD VOLTAGE
THE CHANGE IN VT DUE TO BACK BIASING
THE THRESHHOLD VOLTAGE OF THE PULL-UP
THE INPUT VOLTAGE
THE OUTPUT VOLTAGE
THE OUTPUT VOLTAGE FROM EQUATION ONE
THE OUTPUT VOLTAGE FROM EQUATION TWO
THE OUTPUT VOLTAGE USED IN FINDING LAMBDACR
THE PULL-DOWN W/L RATIO DIVIDED BY THE PULL-UP W/L RATIO
THE VARIABLE LAMBDA USED TO FIND LAMBDACR
THE CRITICAL VALUE FOR LAMBDA
ONE OF THREE LAMBDA VALUES USED FOR A PLOT
u
H
THE RIGHT HAND SIDE OF THE VOUT EQUATION
THE LEFT HAND SIDE OF THE VOUT EQUATION
THE INCREMENT USED TO FIND VOUT
THE INCREMENT USED TO PLOT VOUT WHEN Tl IS NOT
SATURATED
THE INCREMENT USED TO FIND THE
CRITICAL LAMBDA
THE TOTAL EQUATION FOR THE OUTPUT






ONE HALF THE QUANTITY (SUPPLY
VOLTAGE VDD MINUS THE
THRESHOLD VOLTAGE VT2 OF T2), USED TO START VIN
F -2
C ITTERATIONS
C VSTOP VSTART, USED TO STOP VOUT ITTERATIONS
C PROGRAM CONTROL VARIABLES:
C
C IFILE HOLDS THE NAME OF THE GRAPHICS OUTPUT FILE VINOUT.PIC
C SAVE = INDICATES IF THE USER WANTS A GRAPHICS OUTPUT FILE
C IUSERNAME = USED TO GET THE USERNAME FOR FILE CREATION LATER ON
C A * HOLDS A DECIMAL 27 WHICH IS USED AS THE ESCAPE
C CHARACTER IN THE SCREEN CLEAR SEQUENCE




C DECLARE VARIABLE TYPES
C
CHARACTER IUSERNAME*12
CHARACTER IFILE*12/ 'VINOUT. PIC '/
INTEGER A,RTN,CHOICE, SAVE























C DISPLAY PROGRAM INITIALIZATION MESSAGE
C






WELCOME TO PROGRAM VINOUT',////,
+10X,'THIS PROGRAM CALULATES INPUT-OUTPUT CHARACTERISTICS',//,
+10X,'FOR A PMOS ENHANCEMENT MODE PULL-UP INVERTER',//////.























+10X, 'VINOUT PROGRAM USER MENU',///
+12X,'(1) PLOT AN INPUT-OUTPUT VOLTAGE CURVE' //





+12X,'(4) EXIT THE PROGRAM',///,
+10X, 'ENTER CHOICE (1- ) AND PRESS RETURN',//)
READ<5,60) CHOICE
60 FORMAT(Il)
IF( CHOICE. EQ.l) GO TO 1000
IF (CHOICE. EQ. 2) GO TO 2000
IF( CHOICE. EQ. 3) GO TO 9000
IF( CHOICE. EQ. 4) GO TO 9000










+10X,' INPUT-OUTPUT VOLTAGE CURVES MENU',///,
+12X,'(1) PLOT INPUT-OUTPUT FOR ONE VALUE OF VDD, VT AND LAMBDA',//
+12X,'(2) PLOT INPUT-OUTPUT FOR ONE VDD VS. THREE LAMBDA VALUES',//
+12X,'(3) PLOT INPUT-OUTPUT FOR ONE VT VS. THREE VALUES OF
VDD'
//




+12X,'(5) EXIT THE PROGRAM',///,
+10X, 'ENTER CHOICE (1- ) AND PRESS RETURN',//)
READ(5,60) CHOICE
IF( CHOICE. EQ.l) GO TO 1100
IF(CH0ICE.EQ.2) GO TO 1400
IF( CHOICE. EQ. 3) GO TO 9000
IF(CH0ICE.EQ.4> GO TO 50
IF ( CHOICE. EQ. 5) GO TO 9000
















































IIJJJE138 RETURN',//,' IF YOU DO NOT WANT TO SAVE THIS PLOT
+'TYPE 0 AND PRESS RETURN',////)
i F 0
READ(6,60) SAVE




C FIND BY ITTERATION THE VALUE OF VOUT AT VIN=VT1
1132 SciiiS^**
' 5 } AVT1 ) _VT1+VDD- ' ( LAMBDA**
. 5 ) *VT1 )
1135 IF((VL1-VR1).LT. (.001*VDD)) GO TO 1137






CALL MOVE( 0.0, -VOUT)
CALL LINE (-VT1, -VOUT)
C
n
f^J^J^ITIC*L VALUE F0R V* (THE vALt)E OF LAMBDA THAT
C SS-VT2^R





LAMBDAX=10- ( I*INC3 )
C
1146 IF(VR2.LT. (.001*VDD)) GO TO 1148
VR2A=(VOUT3**2)*(l-( .5*LAMBDAX) )
VR2B=V0UT3*(VT1- (GAMMA* ( (-VOUT)**. 5) ) + (VTl*LAMBDAX)
+-VDD-(VT1*LAMBDAX) )
VR2C=(VDD**2)+( (VTl-( GAMMA* ( (-VOUT)**. 5) ) )**2)









,3( 3X,F12. 3) )
IF( (VOUT3-VOUT) .LT. ( . 01*VDD) ) LAMBDACR=LAMBDAX










C FIND THE VALUE OF VIN FOR WHICH Tl GOES OUT OF SATURATION
C
C (THE INTERSECTION OF THE SATURATED AND NON-SATURATED CURVES)
C
C THIS IS NOT NECESSARY IF LAMBDA IS LESS THAN THE CRITICAL VALUE
C
IF ( LAMBDA. LT. LAMBDACR) GO TO 1197
F-5
C
C THIS IS DONE BY A SERIES OF ITTERITIVE PROCESSES
C 1) SOLVE THE SATURATED CURVE FOR VOUT USING VIN
C 2) SOLVE THE NON-SATURATED CURVE FOR VOUT USING VIN
C 3) COMPARE THE TWO VALUES, IF EQUAL VIN IS OK
IF NOT INCREMENT VIN AND RETURN TO 1
C
C SOME GUIDE LINES





IF(VOUTl.EQ.O.O) GO TO 1154
1152 VL1=0.0





VR1= ( ( LAMBDA** . 5 ) *VT1 > -VT1+VDD- ( (LAMBDA** . 5 ) *VIN )
1156 IF((VL1-VR1).LT. (.001*VDD)) GO TO 1158






1160 IF(VR2.LT. ( .001*VDD) ) GO TO 1170
VR2A=(V0UT2**2)*(l-( .5*LAMBDA) )
VR2B=VOUT2*(VTl-( GAMMA* ( (-VOUT)**. 5) ) +(VT1*LAMBDA )
+-VDD- (VIN*LAMBDA) )
VR2C=(VDD**2)+( (VT1-(GAMMA*( (-VOUT)**. 5) ) )**2)
VR2D= ( ( -2 ) *VDD) * (VT1- (GAMMA* ( ( -VOUT) ** . 5 ) ) )
VR2=VR2A+VR2B+VR2C+VR2D
VOUT2 =VOUT2+INC 1









C DRAW THE REGION WHERE Tl AND T2 ARE SATURATED
C
CALL LINE ( -VIN, -VOUT2)
C
C DRAW THE REGION WHERE Tl IS NOT SATURATED AND T2 IS
C
1181 IF(VIN.LT.VDD) GO TO 1195
INC2=(VDD-VIN)/10.0
1183 IF(VIN.LT. (VDD)) GO TO 1195
VOUT2=0.0
1185 IF(VR2.LT. (.001*VDD)) GO TO 1190
VR2A=(VOUT2**2)*(l-(.5*LAMBDA) )
VR2B=VOUT2* (VT1- (GAMMA* (( -VOUT) **. 5 ) )+(VTl*LAMBDA)
+-VDD- (VIN*LAMBDA ) )
F-6
VR2C= (VDD**2 )+( (VT1- ( GAMMA* (( -VOUT) **. 5 )) )**2 )



















1206 VR1=( (LAMBDA**. 5) *VT1 ) -VT1+VDD- ( (LAMBDA**. 5) *VIN)
1208 IF((VL1-VR1).LT. ( .001*VDD) ) GO TO 1210
VL1=V0UT4- ( GAMMA* ( < -V0UT4 ) ** . 5 ) )
V0UT4=V0UT4+INC1
GO TO 1208














































,A2 CJ ',///// ,
+10X, 'ENTER THE FIRST VALUE FOR THE PULL-UP PULL-DOWN
RATIO ',
?'LAMBDA'













































IF YOU DO NOT WANT TO SAVE THIS PLOT
'
?'TYPE 0 AND PRESS RETURN',////)
READ(5,60) SAVE

































+1OX, 'YOU HAVE EXITED THE PROGRAM
-VINOUT- GOODBYE!',//)
C











C THIS SUBROUTINE DRAWS THE AXIS FOR










CALL SWINDO(0. 0,0. 0,404. 0,404.0)






CALL B0X(2. 0,2. 0,400. 0,400.0)
INC1=400.0/VDD2
INC=INC1
10 IF(INC.GT.400) GO TO 20
CALL MOVE(INC,2.0)
















a routine to read username via sys$getjpi
A
a Andrew W. Potter
a 20 March 1983
AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA*




a username CHARACTER*12 the users account name





















JPi$_9"rp *2**16 + 4
\loc(grp)
0




ltmlst(7) = jpi$_username A2AA16 + len( username)




a Get an event flag to use to wait for completion
A
call lib$get_ef ( ef )
A
A Get the information about the process.
A
stat-0














SPICE Input Decks Used in Simulations
G-
I
PMOS PROGRAM1 EXTRACTED CHARACTERISTICS; ROB PEARSON
A



































20 RIT1 L=10U W=30U AD=2500P AS=2500P PD=200U PS=200U
20 RIT1 L=10U W=30U AD=2500P AS=2500P PD=200U PS=200U
20 RIT1 L=10U W=30U AD=2500P AS=2500P PD=200U PS=200U
20 RIT1 L=10U W=30U AD=2500P AS=2500P PD=200U PS=200U
20 RIT1 L=10U W=30U AD=2500P AS=2500P PD=200U PS=200U
20 RIT1 L=10U W=30U AD=2500P AS=2500P PD=200U PS=200U
20 RIT1 L=10U W=30U AD=2500P AS=2500P PD=200U PS=200U
20 RIT1 L=10U W=30U AD=2500P AS=2500P PD=200U PS=200U
20 RIT1 L=10U W=30U AD=2500P AS=2500P PD=200U PS=200U










VID10 50 30 0
.PRINT DC I(VID3),I(VID4),I(VID5),I(VID6),I(VID7),
H(VIDB),I(VID9),I(VID10)
MODEL RIT1 PMOS LEVEL=2 TPG=0 XJ=2U LD=1.5U
+TOX=.07U VT0=-2.9696 GAMMA=1.34
i-UO=190 UCRIT=1B6363 UEXP=0.B399 UTRA=.5 NSUB=. 1776E17
+ NSS=5.409E11
*+PB=.B5 CGS0=34.5P MJ=.5 CGD0O4.5P CGB0=13.BP
JS=1.46U
*+CJSW=98.6P MJSW=.3













MB 28 B 0












AAAAAAA23-MAR-86 aaaaaaa SPICE 2G.5 (10AUGB1) *aaaaa*19s03:36*****
PMOS INVERTER (ENHANCEMENT PULL-UP) VOUT VS. VIN (Z=16)





VSUB 9 0 DC 0
VIN 1 0
VDD 3 0 DC -15
A
AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA












.MODEL RIT1 PMOS LEVEL=1 RD=37 RS=37 NSUB=1E15 TOX=.0BU TPG=0 XJ=2U
+LD=1.5U LAMBDA=. 03557 MJSW=.3 NFS=0
?CGS0=.567N MJ=.5 CGD0=.567N CGB0=1.3BN JS=1.215U U0=190.66 NSS=5.41E11
A
.DC VIN -15 0 -.25
PRINT DC V(2)




PMOS INVERTER (ENHANCEMENT PULL-UP) TRANSIENT (LAMBDA20)
A
* INVERTER TRANSIENT RESPONSE TIMES VOUT FROM HIGH TO LOW
A
VSUB 9 0 DC 0
VDD 3 0 DC -15
AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA












.MODEL RIT1 PMOS LEVEL=1 RD=37 RS=37 NSUB=1E15 TOX=.07U TPG=0 XJ=2U
+LD=1.5U LAMBDA=. 03557 MJSW=.3 CJ=96.28U
+CGS0=.567N MJ=.5 CGDO=.567N CGB0=1.38N JS=1.215U U0=190.66 HSS=5.409E11
.TRAN 2NS 100NS
VIN 1 0 PULSEfO -10.8 2NS 0 0 20NS 100NS)




AAAAAAA23-MAR-B6 ***aaaa SPICE 2G.5 (10AUG81) *******18r49V22*"*"***
RITP1 PMOS INVERTERS (ENHANCEMENT PULL-UP) WITH PASS: ROB PEARSON
aaaa INPUT LISTING TEMPERATURE = 27.000 DEG C
AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
A
* INPUT-OUTPUT FOR INVERTERS (LAMBDA * 6 )
* SEPARATED BY A PASS TRANSISTOR
A
VSUB 9 0 DC 0
VIN 1 0
VDD 3 0 DC -15
A
* SET THE PASS TRANSISTOR GATE VOLTAGE ( VDD - VT >
A




Ml 2 1 0 9 RIT1 L=12.3U W=36.9U AD=2690P AS=3782P PD=149U PS=246U
M2 3 3 2 9 RIT1 L=24.6U W=12.3U AD=2244P AS=2690P PD=197U PS=149U
M3 6 5 0 9 RIT1 L=12.3U W=36.9U AD=2690P AS=3782P PD=149U PS=246U
M4 3 3 6 9 RIT1 L=24.6U W=12.3U AD=2244P AS=2690P PD=197U PS=149U
M5 2 4 5 9 RIT1 L=12.3U W=12.3U AD=1500P AS=600P PD=160U PS=100U
A
MODEL RIT1 PMOS LEVEL=1 RD=37 RS=37 NSUB=1E15 TOX=.OBU TPG=0 XJ=2U
+LD=1.5U LAMBDA=. 03557 MJSW=.3 CJ=96.28U
+CGS0=.567N MJ=.5 CGD0=.567N CGB0=1.38N JS=1.215U U0=190.66 BSS=5.409E11
.DC VIN -15 0 -.25
.PRINT DC V(2) V(5) V(6) (-15,0)




AAAAAAA23-MAR-86 aaaaaaa SPICE 2G . 5 (10AUG81) *******19:28:'l6*V*~A*
"
PMOS INVERTER (ENHANCEMENT PULL-UP) TRANSIENT (LAMBDA20)
**** INPUT LISTING TEMPERATURE 27.000 DEC C
AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
A
* INVERTER AND PASS TRANSISTOR TRANSIENT RESPONSE TIMES
* VOUT FROM HIGH TO LOW AND BACK TO HIGH
A
VSUB 9 0 DC 0
VDD 3 0 DC -15
AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA












M3 4 5 1 9 RIT1 L=12.3U W=12.3U AD=1500P AS=600P PD=160U PS=100U
A




.MODEL RIT1 PMOS LEVEL=1 RD=37 RS=37 NSUB=1E15 T0X=.07U TPG=0 XJ=2U
+LD=1.5U LAMBDA=. 03557 MJSW=.3 CJ=96.2BU
"KTGS0=.567N MJ=.5 CGDO=.567N CGB0=1.38N JS=1.215U U0=190.66 NSS=5.409E11
TRAN IONS 300NS
VIN 4 0 PULSEfO -10.8 IONS 0 0 200NS 300NS)





******* SPICE 2G.5 (lOAUGBlV *******09:54 :18*****
PMOS NOR (ENHANCEMENT PULL-UP) VOUT VS. VIN (NOR); ROB PEARSON





VSUB 9 0 DC 0
VIN 1 0
VDD 3 0 DC -12
A
* ONE INPUT HIGH
A
Ml 2 1 0 9 RIT1 L=12.3U W=36.9U AD=9077P AS=9077P PD=418U PS=418U
M2 3 3 2 9 RIT1 L=24.6U W=12.3U AD=9077P AS=9077P PD=418U PS=418U
M3 2 0 0 9 RIT1 L-24.6U W=12.3U AD=9077P AS=9077P PD=41BU PS=418U
A
a TWO INPUTS HIGH
A
M4 4 1 0 9 RIT1 L=12.3U W=3b.9U AD=9077P AS=9077P PD=418U PS=41BU
M5 3 3 4 9 RIT1 L=24.6U W=12.3U AD=9077P AS=9077P PD=41BU PS=418U
M6 4 1 0 9 RIT1 L=24.6U W=12.3U AD=9077P AS=9077P PD=418U PS=41BU
A
.MODEL RIT1 PMOS LEVEL=1 RD=37 RS=37 NSUB=1E15 T0X=.08U TPG=0 XJ=2U
+LD=1.5U LAMBDA=. 03557 MJSW=,3
+CGSO=.567N MJ=.5 CGDO=.567N CGBO=1.38N JS=1.215U UO=190.66
NSS=5.41E11
DC VIN -12 0 -.25




AAAAAAA23-MAR-8b ***** SPICE 2G.5 (10AUG31) *******13:56 : 16*****
RS FLIF FLOP (ENHANCEMENT PULL-UP) USING NOR GATES; ROB PEARSON
**** INPUT LISTING TEMPERATURE = 27.000 DEG C
AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAi"
A
* FOR EACH NOR GATE
A
* Z = W/LiPULLDOWNS)/ (W/L (PULL UP)) IS 2/1 / 2/1
A
A
VSUE 9 0 DC 0
VDD 30 0 DC -15
A
Ml 2 1 0 9 RIT1 L=12.3U W=24.6U AD=9077F A5=9077F PD=418U PS=418U
M2 2 12 0 9 RIT1 L=12.3U K=24.6U AD=9077P A5=9C77P FD=418U PS=418U
M3 30 30 2 9 RIT1 L=24.6U W=12.3U AD=9077F AS=9077F FD=41BU PS=418U
M4 12 11 0 9 RIT1 L=12.3U W=24.6U AD=9j77F AS='S077F FD=418U PS=418U
MS 12 2 0 9 RIT1 L=12.3U W=24.6U AD=9u77F A=S077F FD=418U FS=4ieU
M6 30 30 12 9 RIT1 L=24.6U K=12.3U
A
.MODEL RIT1 PMOS LEVEL=1 RD=37 R=37 NUB=1E15 T0X=.08U TPG=0 XJ=2U
+LD=1.5U LAM5DA=. 03557 MJSW=.3




* VR IS THE R INFUT OF THE FLIP FLOP AND VS THE S
A
* NODE 2 IS THE Q OUTPUT AND NODE 12 IS THE Q NOT OUTPUT
A
VS 11 0 PULSE (0 -10. B 1050KS 0 0 500NS 1000NS)
VR 1 0 PULSEfO -10.8 5GN3 0 0 500NS 2000NS)





Information relating to the use of
ICE, the Integrated Circuit Editor
H -
7.0 - The paper tape containing tne mann format file can be Lzz-ize^
into the paper tape reader. Set the tape to;
1 I which is the double quote character
e.O - Loac a high resolution plate into tne correct piate ftc^rt
check to be sure the locus setting is the correct one tor
the holder you are using. Lead the plate holder on to tr.e
pattern generator.
The focus setting for the
J"x3"
plate holder is 1.25
9.0 - To tell the pattern generator to start reading from the
paper tape type a P on the teletype and press the return key
The pattern generator will type a message on the teletype
if an error occurs when reading your tile or if the exposures
have all been done.
10.0 - When exposure is complete remove the plate holder, un^o-J
the plate from the holder and return the plate holder io
the pattern generator.
11.0 - Develop the piate as follows;
a) pre-wet the plate in DI water for 5 seconas
b) HP.F developer for 2 1/2 minutes
c) stop bath for 15 seconds
d) fixer for 2 minutes
e) wash in DI for 3-5 minutes
f ) blow dry and store in a iat>ej.ea holder
H -2
Pattern generator operation procedure
1.0 - Turn on the system power ( under the PD?-8e )
2.0 - Turn on the teletype ( from off to line )
3.0 - Turn on the PDP-8 ( use the key. it may already be on )
4.0 - Set the platen origin
a) Tarn off the x and y motors
b) Set the x and y stage positions to zc-r:
c) Turn the x and y motors back on
d) Make sure the flash intensity is set to 2
5.0 - Place the computer halt switch in tne ud position or
toggle it down then up to reset
Make sure that the switch register is set to:
0 2 0 0
000 010 000 000
6.0 - Now depress the numbered switches 1.2,3,4 in the order numbered
The teletype should respond by printing the tollowincr messaae
ORIGIN
ENGLISH 3U00 PATTERN GENERATOR
3000 EKGLxSH INFJT VIA hi-ri PAPER
REV. 24-JUN-76
H -3
ICE PMOS process file
RIT_PM0S_4_LEVEL_22_PIN_PR0CESS
chip width = 1900 chip height = 1900
7 layers
layer etal 1 anti regions
0 0 1900 1900
plot 1 graphics 1
layer oxide 4 anti regions
0 0 1900 200
0 1700 1900 1900
0 200 200 1700
1700 200 1900 1700
plot 2 graphics 2
layer graphics 0 anti regions
plot 3 graphics 3
layer diff 4 anti regions
0 0 1900 200
0 1700 1900 1900
0 200 200 1700
1700 200 1900 1700
plot 4 graphics 4
layer extra 0 anti regions
plot 5 graphics 5
layer implant 4 anti regions
0 0 1900 200
0 1700 1900 1900
0 200 200 1700
1700 200 1900 1700
plot 6 graphics 6
layer cc 4 anti regions
0 0 1900 200
0 1700 1900 1900
0 200 200 1700
1700 200 1900 1700


















































































Fiducial mark file in Mann 3000 format
MANN 3000 FILE






















































A.3C"iu\i; _ _ .. __
XI = 3400;
X171400;
X159400;
XI47400;
Y156600;
X14460CY168600;
Y1B0600;
Y192600;
Y204600;
Y216600;
Y228600;
Y240600;
Y252600;
S
H -5
